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1. 1 SCOPE AND PURPOSE OF MANUAL
This manual provides information necessary for the operation and main-
tenance of the Model 600F Data Transmission Test Set. The manual
contains a description of the physical and functional characteristics;
pertinent installation data; instructions for operating the equipment;
general and detailed principles of operation; preventive and corrective
maintenance procedures; and block, logic, and component layout dia-
grams of the equipment and its major component assemblies.
1.2 GENERAL DESCRIPTION
The Model 600F Data Transmission Test Set is designed specifically for
testing data transmis sion systems by means of error counting tech-
niques. The Model 600F comprises the following five modules: the
pattern generator, the receiver, the error counter, the power supply,
and the data set adapter. The pattern generator is the source of data
for transmission over the system being tested. The receiver receives
incoming test data from data sets (modems), establishes and maintains
bit and pattern synchronization, recognizes pattern errors, and devel-
ops error pulses for readout by the error counter module and for
external equipment. The error counter module· counts the number of
errors in the incoming data, defines and counts block errors, and pro-
vides a visual display of bit errors, block errors, and total blocks re-
ceived. In addition, it provides resync commands to the receiver during
specified modes of operation and error rate conditions. (A compatible
error counter module, the Model 600, with a mechanical totalizer for
bit errors, and employing a different resync technique, is used in some
units. Characteristics of the Model 600 error counter are given in
Appendix B of this manual.) The data set adapter serves as a signal
level converter between the Model 600F internal signal levels and data
sets and provides conditioning and display of the status of other data set
interface control signals. The power supply provides operating voltages
for the Model 600F.
The Model 600F is most commonly applied to performance measurement
situations in which the system units to be tested are in different loca-
tions. As a result, two units are required - one at each end of the sys-
tem. In this application, each Model 600F serves to transmit the test
1-1
pattern to the remote unit and, simultaneously, to receive the test pat-
tern from the remote unit and perform the test measurement, thereby
testing both ends of a full duplex transmission system. A single Model
600F can also be used to perform simultaneous transmis sion and re-
ception of test data on data sets connected back-to-back.
1.2. 1 PHYSICAL DESCRIPTION
The Model 600F contains five plug-in modules, each 3-3/8 inches wide
by 5-1/8 inches high. The modules are collectively housed in an all-
metal cabinet which is 5-1/4 inches high by 19 inches wide by 18 inches
deep. The complete unit can be mounted in a standard 19-inch relay
rack. The total weight of the unit is approximately 30 pounds. The
unit is shown in Figure 1- L
All electronic circuits for each module are solid- state components,
packaged in the form of plug-in printed circuit boards. Table 1-1 con-
tains a complete list of the boards in each module. Board layout em-
phasizes the segregation of functions into logical units to allow easy
trouble isolation. To facilitate maintenance and testing, an extender
cable and extender boards are supplied. These items permit defective
modules to be removed from the cabinet for power-on trouble- shooting
and circuit analysis. Frequently used operating controls, indicators,
and connectors are located on the front panel of the Model 600F. In
addition, the following items are available on the rear panel of the
Model 600F: (1) Two terminal strips for an external printer, (2) a
Cannon connector, and (3) an ac line cord.
L 2. 2 FUNC TIONAL DESCRIPTION
Figure 1- 2 is a simplified block diagram of the' Model 600F. The pat-
tern generator provides a pseudorandom data pattern which repeats
every 2047 bits. The pattern bit rate is timed from either an internal
(SCTE) source located in the pattern generator module or an external
(SCT) drive source, as selected by a front-panel switch. When the in-
ternal (SC TE) source is selected, timing is provided by a variable fre-
quency oscillator (VFO) or by one of two crystal- controlled oscil-
lators. The generated pattern is routed through the data set interface
for level conversion and then transmitted to the data set. Clock signals
from the internal source are also routed through the data set interface






































































































































































































































































































































Receive test data from the data set is conditioned in the data set inter-
face, and then is applied to the reference pattern/receive pattern
synchronizer and to the error comparator, located in the receiver mod-
ule, where it is compared bit-by-bit with the internally generated ref-
erence pattern. Any disagreement between the pattern produces an
error pulse which is routed into the error counter module. The inter-
nally generated reference pattern is synchronized with the incoming
data by synchronizer circuits located in the receiver module. Synch-
ronization is initiated either manually by means of a front-panel switch
or automatically by a command pulse from the error counter module.
The reference pattern bit rate is timed from either the internal clock
source located in the pattern generator module, or from an external
clock source (SCR), as selected by a front-panel switch. When timing
is obtained from the internal clock source, its frequency is set to the
same frequency as the incoming data by means of front-panel controls
on the pattern generator module. A form of automatic frequency con-
trol, derived from the incoming data by circuits in the receiver module,
corrects the VFO or the crystal oscillator so that it is always in proper
phas e relationship with the incoming data.
Visual display of bit errors, block errors and blocks counted, together
with an indication of system quality are provided by the error counter
module. Logic circuits in the error counter module monitor the in-
coming data patterns and during specified modes of operation and error
rate conditions, issue a command signal which initiates resynchron-
ization in the receiver module.
The data set interface contains level converters for interface between
the Model 600F and data sets. Circuits are also provided to condition
the data set control and status signals to drive front-panel display
lamps.
1. 3 EQUIPMENT CHARACTERISTICS
The physical and electrical characteristics of the Model 600F are pro-
vided in Table 1- 2.
1. 4 FUSE COMPLEMENT
A 1/2-ampere Slo-Blo fuse, designated A5Fl, is used in the power
supply module. This fuse is located inside the module, below and to the
rear of the chassis. A I-ampere fuse, designated A4F70l, is used in
1-4
the error counter rn.odule power supply. This fuse is located on the
lower left corner of the chassis rear bracket.
1. 5 EQUIPMENT REQUIRED
1. 5. 1 EQUIPMENT SUPPLIED
. A corn.plete list of the Model 600F equiprn.ent is shown in Table 1- 3.
1. 5. 2 TEST EQUIPMENT
Test equiprn.ent required for check-out and rn.aintenance of the Model
600F is described in Section 5.-
Table 1-1
MODEL 600F PRINTED CIRCUIT BOARDS
Module Boards Board Description
Per Module Ref. Nurn.ber
Pattern 4 N0345· Shift Register Generator
Generator
N0346 Dividers
N0347 VFO and Dividers.
N0348 Crystal Oscillator and
Divider
,
Receiver 2 N39079 Synchronizer and Error
Detector
N0350 Input and Phase-Lock
Error 8 064-152-000-4 Recognizer
Counter 064-156-000-4 Outage Indicator
064-148-000-4 Counter Display Control
064-154-000-4 Translator




MODEL 600F PRINTED CIRCUIT BOARDS (Cont)
Module Boards Board Description
Per Module Ref. Number
Power No Boards
Supply
Data Set 2 N0330 Level Converters


























- 6 volts minimum for logical III I!
+6 volts minimum for logical "a"
More than 23 rna for logical "I"
less than 5 rna for logical "a"
5000 ohms (nominal)
100 ohms
Into 1000 ohm load: +6 volts
minimum for space or logical













Into 100 ohIll load: grealer than
23 Illa for space or logical "0";.




Data Output PR Mode: PseudorandoIll pattern
with 2047 bit period
o Mode:
1 Mode:
A steady logic "0 1 •
A steady logic "I"
Pulse Rates
TiIlle Constant Range of
AutoIllatic Frequency
Control





C ounte r Module
Block Length Counter
10 to 100, 000 bps with internal variable
frequency oscillator;. two preselected rates
between 300 and 7200 bps with internal
crystal oscillators; 10 to 150, 000 bps with
external tiIlling
10 Illilliseconds to 10 seconds
+10 to -10 volts, 1/2 bit length
o to -10 volts, 1/2 bit length
Full duplex, clocked from an internal
or an external tiIlling source







Number or Errors 0 through 9
per Block Threshold
Maximum Count of 999,999
BIT ERRORS
Displayed
Maximum Count of 999, 999
BLOCK ERRORS
Displayed
Maximum Count of 999,999
BLOCKS Displayed
Resync Cr~teria Probability of Resync when true loss of sync
has occurred = 0.99 or higher for:
100 bit times when received bit error
probability is 0.00
2000 bit times when received bit error
probability is greater than 0.00 and is
equal to or 1es s than 0.25
Probability of Resync when, in fact, the













9 x 109 bit times when received pattern
has bit error probabilities in the range
of 0.00 to 0.25
9 x 109 bit times whe~ received data is
a fixed pattern of all "0", all "1", or
repeated 1'1000. 1
c. One error burst in the received data.
(A "burst" is a series of up to 2000





False Re sync 0.25 and O. 5 preceded and succeeded
Probability by data bits with error probability of
error between 0.00 and 0.25)
d. 10 6 bit tiITles when received data has
bit error probabilities in the range
of O. 25 to O. 50
Table 1-3
MODEL 600F EQUIPMENT LIST
IteITl Reference Quantity
SYITlbol
Pattern Generator Module A2 1
Receiver Module A3 1
Error Counter Module A4 1
Power Supply Module A5 1
Data Set Adapter Module A6 I
Extender Board· A8 2
Extender Cable A7 1
Adapter Cable A9 1





This section provides instructions concerning installation of the Model
600F Data Transmission Test Set and checkout procedures to be per-·
formed to ensure that the equipment is ready for normal operation.
2. 2 INSTALLATION PLANNING·
Since the Model 600F is used for testing data transmission systems, it:
is desirable that the unit be physically located near the terminals and
controls of the system under test. The unit should be installed in a
standard 19-inch equiprnent rack equipped with a lIS-volt 50/60 Hz
power outlet with a g rounding contact and with power .handling capacity
of at least 100 watts.
2. 3 INSTALLATION PROCEDURES
2.3.1 UNPACKING
Carefully unpack and remove the Model 600F from its shipping container
arid inspect the unit for damage .. 1£ any damage is found, file a claim.
with.the shipping agency.
2.3.2 MOUNTING
Mount the Model 600F in a standard 19-inch equipment rack. A verti-
cal rack space of 5-1/4 inches is required. Secure the unit to the rack
by means of four screws. Connect the unit power cord to a US-volt
50/60 Hz power outlet and set the POWER ON switch to the ON position.
The low power consumption of. the unit permits operation over a tem-
perature of 00 to 500 C.
2. 3. 3 POWER REQUIREMENTS
Each Model 600F is shipped ready to operate 'fr.om a power source of
115 volts ac, 60 cycles-per- second, single phase. Total power con-
sumption is approxirnately 64: watts .. Satisfactory operation is pos sible
with frequencies from 47 to 63 cycles-per,-second.
,2-1'
Although the Model 600F power supply module
is also wired to operate from a 240-vac power
source, under no circumstances maya Model
600F equipped with a Model 1225 error counter
module be operated on 240 vac. If attempted,
severe damage to the error counter module will
result.
2.3.4 INTERCONNECTIONS
Interconnections between the Model 600F and the system under test
are provided by a 25-pin Cinch connector (J7) located on the rear
chas sis (see Figure 2-1). Pin allocations are listed in Table 2-1. Un-
listed pins are not used. Normally, the front panel BNC connectors on
the data set adapter module are used only for monitoring data and tim-
ing signals to and from the rear connector; however, where it is more
conveni.ent, system connections can be made directly to these BNC
connectors. (Note that the cable must be removed from J7 before mak-
ing these connections.) Those front panel BNC connectors that are
connected directly to a rear connector pin are also listed in Table 2-1.
In addition to J7, two r"ear panel terminal strips (TBI and TB2) provide
auxiliary outputs. Table 2-2 describes the function of each connection
on the terminal boards. Terminal board TBI provides frame ground,
bipolar error pulses, and duplicate clock pulses used in timing the re-
ference pattern generator in the receiver module and the logic circuits
in the error counter module. Terminal board TB2 provides negative
l2-volt logical "one" outputs for resync, channel outage, block count,
block error, and bit error pulses. Auxiliary outputs are provided for
an external printer or counter. Typical installation connections for
the Model 600F are shown"in Figure 2-2.
2.4 CHECKOUT AND ADJUSTMENT
2.4.1 GENERAL
The checkout and adjustment procedures described in the following
paragraphs should be performed prior to placing the Model 600F in
operation in order to obtain optimum performance from the unit. Test

































Not used with the Model 1225
error counter module. (Error
count output from Model 600




Receiver bit error pulses
Pulse indicating receiver resyn-
chronization is in process (de-
fined by Model 1225 error counter
module)
Signal which lndicates that error
rate over ten second period has
exceeded 25 percent
Block count pulses (,received' clock
divided by block length selected by
Model 1225)
Block error pulses ( blocks meet-
ing block error criterion selected
by Model 1225)
Received bit errors controlled by
AUTO IN}IIBIT-CONT switch on
the counter display control board





























































































































































































(Tektronix 535A or equivalent), an electronic frequency counter
(ATEC 6C46 or equivalent), and a squarewave generator. Prior to
performing the following proceedures, set the Model 600F on a work-
bench where modules to be adjusted will be supported while connected
to the extender cable. Connect the unit power cord to a l15-vac outlet
and set the POWER ON switch to the ON position.
2.4.2 SIGNAL LEVEL MEASUREMENTS
To make the signal level measurements, proceed as follows:
a. On pattern generator module front panel, set SCTE-
SCT switch, Sl, to SCTE position. On data set adapt'er
front panel, set INTERFACE switch, 83, to I position.
b. On pattern generator front panel, set RANGE MS switch
to . 1-.01 position and vernier dial to 1. 00 position.
These settings adjust SCTE bit rate to 100 kbs.
c. On data set adapter front panel, connect a cable be-
tween SCTE BNC connector and RD BNC connector
using a "T" connector on SCTE BNC.
d. Connect oscilloscope to SCTE BNC "T" connector and
observe 0- to 5-volt peak-to-peak squarewave with
cycle period of approximately 0.01 millisecond. This
checks operation of VFO in pattern generator module
and SCTE level converter in data set adapter module.
e. Connect oscilloscope to DATA BNC connector on re-
ceiver module and observe 0- to negative 10-volt peak-
to-peak squarewave with same cycle period as in step
d. This checks operation of RD level converter in data
set adapter.
f. Disconnect cable from RD BNC connector and connect
to SCR BNC connector on data set adapter, and con-
nect oscilloscope to CLOCK BNC connector on receiver
module. Observe squarewave as in step e. This checks
operation of SCR level converter in data set adapter.
g. Disconnect cable from SCR BNC and connect to SCT
BNC on data set adapter, and connect oscilloscope to
2-6
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SCT BNC connector on pattern generator module. Ob-
serv.e squarewave as in step e. This checks operation
of SCT level converter in data set adapter .
........
h. Connect a cable between·SD BNC connector and RD
BNC connector on data set adapter' front panel using a
"T" connector on SD BNC.
1. Connect oscilloscope to SD BNC "Til connector and
observe 0- to 5-volt peak-to-peak pseudorandom pat-
tern with bit length of approximately 0.01 millisecond.
This checks operation of shift register in pattern gener-
ator module and SD level converter in data set adapter.
j. With oscilloscope still connected to SD BNC "T'l con-
nector, set MODE switch to 0 position and observe a
st'eady 5-volt level; set MODE switch to 1 position and
observe a steady O-volt level.
k. Set RANG~ MS switch to 1-. 1 position to adjust SCTE
bit rate to 10 kbs, and repeat steps c through j with
MODE switch set to E position. The waveforms ob-
served in steps d and i should have a peak-to-peak
value of -8 volts to +9 volts. The levels observed in
step j should be a steady positive 9-volts in the 0 posi-
tion, and a steady negative 8-volts in the 1 position.
2.4.3 DATA SET ADAPTER LAMP DRIVERS
a. Locate pin 4 of rear mounted connector J7 (see Figure
6-19). This pin connects to pole of RS switch S2 on
data set adapter front panel.
b. Measure voltage between pin 4 of J7 and chassis ground
when RS switch is set to ON and OFF positions. Voltage
should be +12 volts in ON position, and -12 volts in OFF
position.
c. Connect jumper wire between following pins, two pins
at a time: from pin 4 to pin 6 (DSR), pin 4 to pin 5 (CSl,
pin 4 to pin 8 (COO), and pin 4 to pin 21 (SO). While
each connection is made, set RS switch to ON and OFF
positions. Corresponding indicator lamp on data set
2-7
adapter front panel should glow when RS switch is set
to ON position and should extinguish when switch is set
to OFF position.
2.4.4 VFO AND VFO PHASE-LOCK ALIGNMENT
Perform the VFO and VFO phase-lock alignment in accordance with the
procedures given in paragraphs 5.4. land 5.4. 2.
2.4.5 CRYSTAL OSCILLATOR ADJUSTMENT
Adjust frequency of crystal oscillators corresponding to RANGE MS
switch positions CRl and CR2 in accordance with the procedure given
in paragraph 5.4. 3.
2.4. 6 OVERALL PERFORMANCE BENCH TEST
The Model 600F should be given an overall performance test to ensure






This section provides the instructions necessary to turn, on, operate,
and turn off the Model 600F Data TransITlission Test Set. This section
also describes front panel controls, indicators, and connectors on the
equipITlent.
3.2 CONTROLS, INDICATORS, AND CONNECTORS
Figure 3-1 and Tables 3-1·through 3-5 identify and describe front panel
controls, indicators, and connectors. Control, indicator, and connector
naITles presented with initial capital letters are functional naITles as-
signed in the absence of naITle s placarded on the equipITlent. NaITle s
presented in upper case letters are those placarded on the equipITlent.·
3.3 OPERATING PROCEDURES
The following paragraphs provide the operating procedure s required
for turn-on, operation, and turn-off of the Model 600F.
3.3.1 TURN-ON
To turn on .the Model 600F, proceed as follows:
a. Ensure that all required signal connections are made
and. that power cable is connected to 115-vac power
outlet.
b. Set POWER switch to ON position and note that POWER
indicator lights.
c. Depress ON-OFF-RESET ALARM switch to RESET
ALARM and let switch return to OFF position. If
audible alarITl is de sired, set switch to ON position
to enable audible alarITl circuitry.
d. Depress RUN-STOP-RESET switch to RESET and let




PATTERN GENERATOR (A2) CONTROL, INDICATOR, AND
DESCRIPTIONS (Cant) (See Figure· 3-1)
Index Name Type FunctionNo.
2 seconds and bit rate of 300 to
Cont 7200 bps, depending on the
crystal equipped
CR2 - Same function as CRI
position
100-10 - Provides range of
100 to 10 milliseconds and bit
rate of 10 to 100 bps
10-1 - Provides range of 10 to
1 milliseconds and bit rate of
100 to 1000 bps
1-. 1 - Provides range of 1 to
. 1 milliseconds and bit rate of
1000 to la, 000 bps
.1-. 01 - Provides range of. 1
to . 01 milliseconds and bit rate
of 10, 000 to 100, 000 bps
Vernier Dial Poten- When RANGE MS switch is set
(Rl ) tiometer for VFO mode operation (any
position except CRI or CR2),
provides continuously cali-
brated adjustment of bit rate
within" range selected by switch
3 INSERT Toggle Provides means of inserting
ERRORS - switch errors in the send data pattern,
OFF-SINGLE ass elected by the following
(S3 ) switch positions:
3-3
Table 3-1
PATTERN GENERATOR (A2) CONTROL, INDICATOR, AND

























INSERT ERRORS - Causes 1
bit to be generated in error in
each 2047 -bit frame
OFF - Permits normal opera-
tion of pattern generator
SINGLE (momentary) - Causes
single frame error bit per
actuation. Error bit is coinci-
dent with frame pulse
In SCT (up) position, selects
clock from data set to drive
pattern generator
In SCTE (down) position,
selects internal clock (crystal
or VFO) to drive pattern gen-
erator
Provides monitor point for
clock signal from data set
Provides monitor point for in-
ternal clock
Provides monitor point for
pseudorandom data output from
pattern generator
Table 3-2
REC:EIVER (A3) CONTROL, ~NDICATOR, AND
CONNECTOR DESCRIPTIONS (See Figure 3- 1)
Index
No. Name Type Function
1 ERROR PULSE BNC con- Provides connection for bipolar
(J4) nector error pulses from error
detector circuits
2 VFO'ERROR Meter Provides indication of relative
(Ml) magnitude and direction of VFO
error signal to aid in phase-lock
of VFO when RX TIMING switch
is in DATA position
3 SYNC ALARM Indicator Lights to indicate that resyn-
(DSl) chronization is in progress
4 AUTO- 3-position Controls receiver resynchroni-
MANUAL- toggle zation in each position, as
RESYNC (S3) switch follows:
AUTO - Enables automatic
pattern resynchronization when
the received data is truly out of
sync with the reference data
MANUAL - Inhibits automatic
pattern resynchronization
RESYNC (momentary) - man-
ually initiates resynchronization
5 CLOCK (J6) BNC con- Provides front panel monitor
nector point for clock signal from
system under test
6 VFO TIME Rotary When RX TIMING switch is in
CONSTANT (Sl) switch DATA position, switch selects
VFO phase-lock time constant
in each position as follows:
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Table 3-2
RECEIVER (A3) CONTROL, INDICATOR, AND
CONNECTOR DESCRIPTIONS (Cont) (See Figure 3-1)
Index Name Type FunctionNo.
6 1 - Provides proper time con-
Cont stant for high- speed received
data
2 - Provides proper time con-
stant for high or medium-
speed received data
3 - Provides proper time con-
stant for medium or low- speed
received data
4 - Provides proper time con-
stant for low- speed received
data (TTY speeds)
7 RX TIMING (S2) Toggle Selects timing source for the
switch receiver and error counter as
follows:
In DATA position, causes re-
ceiver reference pattern gen-
erator and error counter to be
timed by internal clock source
(VFO or crystal) locked to re-
ceived data transitions
In CLOCK position, selects in-
coming SCR clock signal as
source of timing for receiver
reference pattern generator
and error counter, and dis-
ables VFO phase-lock circuit
8 DATA (J5) BNC con- Provides front-panel monitor
nector connection for incoming data
from system under test
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Table 3-3
ERROR COUNTER (A4) CONTROL, INDICATOR,' AND CONNECTOR
DESCRIPTIONS (See Figure 3,-1)
Index









(A5DS 10 1 thru
A5DSI06)
Numerical Displays 6 decades of totalized
neon bit error s
display
Numerical Displays 6 decades of totalized
neon Blocks in error
displays
Numerical Displays 6 decades. of totalized






















Select block length in 4-digits
from one to 9999 bits
Selects permissible errors per
block from zero to nine
Controls latching alarm circuit
in each position, as follows:
ON - Enables audible channel
outage alarm
OFF - Disables audible channel
outage alarm
RESET ALARM (momentary) -




ERROR COUNTER (A4) CONTROL, INDICATOR, AND CONNECTOR










Indicates that error rate over
ten second period has exceeded











Resets latching resync alarm
circuit
Indicates that pattern synchroni-
zation was lost and that resync
command was issued
Indicates that anyone of or all









Controls displays in each posi-
tion, as follows:
RUN - Enables displays and
display counters
STOP - Holds count
RESET (momentary) - Resets
displays and display counters to
zero and resets COUNT OVER-
FLOW indicator
Table 3-4
POWER SUPPLY (A5) CONTROL AND INDICATOR
DESCRIPTIONS (See Figure 3-1)
Index
Name Type FunctionNo.
1 POWER (Sl) Toggle Applies primary ac power to
switch Model600F
2 POWER (DS1) Indicator Lights when ac power is applied
to Model 600F
Table 3- 5
DATA SET ADAPTER (A6) CONTROL, INDICATOR, AND
CONNECTOR DESCRIPTIONS (See Figure 3-1)
Index Name Type FunctionNo.
1 INTERFACE 2-position Selects level converter suitable
(S3 ) rotary for interfacing data sets, as
switch follows:
E position - Selects level con-
verters for voltage driven data
sets
I position - Selects level con-
verters for current driven data
sets
2 DSR (DS1) Indicator Lights to indicate data-set-ready
(DSR) condition
3 CS (DS2) Indicator Lights to indicate clear-to-s end
(CS) condition in data set
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Table 3-5
DATA SET ADAPTER (A6) CONTROL, INDICATOR, AND


























Indicates carrier- on- off (COO)
condition. When lighted indi-
cates carrier- on condition in
data set. When not lighted indi-
cates carrier-off condition
When not lighted, data set indi-
cates that the quality of data be-
ing received by Model 600F has
degraded seriously. Also does
not light when. data set is not
equipped with an sa signal
Selects send-data signal to be
sent to data set in each position,
as follows:
PR - Selects pseudorandom
data from pattern generator
0- Selects steady 0 (+10 v or
25 rna) level
1 - Selects steady 1 (-10 v or
o rna) level
When in ON position, provides
request-to- send (RS) signal to
data set
Monitors serial clock transmit
external (SCTE) signal to data
set (in parallel with rear con-
nector J7)
Table 3-5
DAT A SET ADAPTER (A6) CONTROL, INDICATOR, AND
CONNECTOR DESCRIPTIONS (Cont) (See Figure 3-1)
Index Name Type FunctionNo.
9 SCR (TP3) BNC con- Monitors s'eria1 clock receive
nector (SCR) signal from data set '(in
parallel with rear connector J7)
10 SCT (TP2) BNC con- Monitors serial clock transmit
nector (SeT) signal from data set (in
parallel with r ear connector J7)
11 RD (TP4) BNC con- Monitors receive data (RD)
nector signal from data set (in parallel
with rear connector J7)
12 SD (TP5) BNC con- Monitors send data (SD) signal
connector to data set (in parallel with rear
connector J7)
e. Depress RESYNC RESET switch and let switch
return to normal position.
f. Set BLOCK LENGTH Thurnbwhee1s to selected block
length (0001 through 9999) and ERIC /BLK thumb-
wheel to permissible er~ors per block (p through 9).
3.3.2 OPERATION
In full-duplex operation the pattern generator transmits a pattern
through a data set or other device to be tested, and the receiver accepts
a pattern generated by a second Model, 600F at the other end of the com-
munications link. The transmit and receive functions are independent
of each other. The data sets to be tested may be of the synchronous or
asynchronous type. A 11 synchronous!' data set is defined here as a data
set or modern where the send and receive data bits are accompanied by
a synchronous clock signal. The transmit ~ata sub- set may either pro-
vide or accept the synchronizing clock signal, whereas the receive data
sub- set always provides the clock which is derived from the sending
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transmitter. An "asynchronous" data set is a data set or modern in
which the send and receive data are not accompanied by a synchronous
clock, and where the data rates (bit period) can vary over some
specified range. Procedures for operating the Model bOOF with com-
binations of both types are given in the following paragraphs.
3.3.2.1 Internally Timed Synchronous Data Sets. When both the trans-
mit and receive functions of data sets under test are operating synchro-
nously, operate the Model bOOF as follows:
a. Set pattern generator TX CLK swit.ch to SCT position.
Ensure that send clock signal from the data set is
connected to SCT input of Model bOOF.
b. Set receiver RX TIMING switch to CLOCK position.
Ensure that receive clock signal from data set is
connected to SCR input of Model bOOF.
c. Set INTERFACE switch to correct position for inter-
face with data set, MODE switch to PR position, and
RS switch to ON position.
d. Connect SD output of Model bOOF to SD input of data
set, and RD input to RD output of data set.
e. Set AUTO-MAN-RESYN switch to AUTO position. 1£
RESYN indicator is lighted, depr es s RESET switch.
f. Set ON -OFF-RESET ALARM switch to ON.
g. Set RUN-STOP RESET switch to RUN position and note
that BLOCKS display indicates number of received data
test blocks and that BIT ERRORS and BLOCK ERRORS
displays indicate number of bit errors and block
errors, respectively, in received data.
3.3.2.2 Externally Timed Synchronous Data Sets. When both the trans-
mit and receive functions of data sets under test are operating synchro-
nously and the transmit function is externally timed, operate the Model
bOOF as follows:
a. Set pattern generator TX CLK switch to SCTE position.
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b. Set RANGE MS switch to one of crystal positions (CRl
or CR2) as required for correct bit rate.
c. Proceed as in steps b through g of paragraph 3. 3; 2. 1.
3.3.2.3 Asynchronous Data Sets. When testing with an asynchronous
data set, the M()del bOOT can norITlally be used only as a siITlplex test
device to either transITlit or to receive at any tiITle since only one inter-
nal clock source is available. However, the portion of the test set not
utilizing the internal clock ITlay still be used at the saITle tiITle to oper -
ate with a transITlit or receive portion of a data set supplying its own
clock. These capabilities can be utilized by following procedures a
and b. Full duplex tests with asynchronous data sets ITlay be possible
in SOITle instances as detailed in procedure c. Procedures for operating
the Model 600F with asynchronous data sets are as follows:
a. TransITlit to an Asynchronous Data' Sub- set and Re-
ceive froITl a Synchronous Data Sub- set.
(l) Set TX CLK switch to SCTE position.
(2) Set RANGE MS switch to one of crystal positions
(CRl or CR2) for desired bit rate of send data.
If correct crystal frequency is not available,
set RANGE MS switch and vernier dial to cor-
rect VFO frequency for bit rate of send data
(See Figure 3- 2).
(3) Proceed as in steps b through g of paragraph
3.3.2.1.
b. Receive froITl Asynchronous Data Sub- set and Trans-
ITlit to an Internally TiITled Synchronous Data Sub- set.
(I) Set RX TIMING switch to DATA position.
(2) Set VFO TIME CONSTANT switch to corre~t
position for bit rate of received data (refer to
Table 3- 2 for correct position of switch).
(3) Set RANGE MS switch and vernier dial to fre-
quency of received data (see Figure 3-2).. Make
fine adjustITlent with vernier dial to bring VFO
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1. Read coar se setting
(3) and place a deci-
mal point immediately :---
after it (3. ) ~ <2
2. Read fine setting - 0.\\~\\ 111!/~1







3. Multiply 3.41 -------.. \ /by selected 100-10" /.1-.01
range multiplier CR2_ 0(10) • The read-ing is thus 34. I CRI"'-
ms. Select mul-
tipiier as follows: RANGEMS switch
RANGE BIT LENGTH BIT RATE MultiplierMS (Milliseconds) (Bits- per - second)
100 - 10 100 to 10 10 to 100 10
10 - I 10 to I 100 to 1, 000 I
I - . I I to . I 1, 000 to 10. 000 . I
. I - . 01 . I to . a I 10,000 to lOa, 000 . a I
Figure 3- 2. Interpreting Vernier Dial Setting
ERROR meter pointer to center position.
(4) Set TX CLK switch to SCT position.
(5) Proceed as in steps c through g of paragraph
3.3.2.1.
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c. Full-duplex Test with Asynchronous Data Sets. In
some instances, the Model 600F send data and re-
ceiver reference pattern may both be timed by the
internally generated clock. The bit rate of s end data
will be as set for the received data by the RANGE MS
switch and vernier dial. The send pattern will jitter
because the internal clock is constantly being updated
by the received data. However, this mode of opera-
tion may be acceptable when both the transmit and
receive function of the ~ata sets under test are a-
synchronous. Procedure for this mode of operation
is as follows:
(1) Set TX CLK switch to SCTE position.
(2) Set RX TIMING switch to DATA position.
(3) Set VFO TIME CONSTANT switch to correct
position for bit rate of received data.
(4) Set RANGE MS switch and vernier dial to fre-
quency corresponding to bit rate of received
data. Make fine adjustment with vernier dial to
center VFO ERROR meter pointer.
(5) Proceed as in steps c through g of paragraph
3.3.2.1.
d. Asynchronous Operation Under Noisy Conditions.
When the receive function of the data set under test is
asynchronous and the received data is abnormally
noisy, it may be difficult to establish phase-lock by
observing the VFO ERROR meter. At such times,
jitter of the meter pointer can mask indications that
the VFO is within locking range. The following pro-
cedure may help obtain phase lock.
(1) Disable VFO phase-lock action by setting RX
TIMING switch to CLOCK position.
(2) Connect received data monitor to vertical input
of oscilloscope.
3-15
(3) Connect SCTE monitor to sync input of oscillo-
scope.
NOTE
Ensure that VFO clock rate
is approximately the same
as received data rate. The
pattern displayed on the os-
cilloscope will drift slowly.
(4) Adjust pattern generator vernier dial until dis-
play no longer drifts; both patterns are now in
phase.
(5) Enable VFO phase-lock by setting RX TIMING
switch to DATA position.
3.3.2.4 Summary of Control Settings. Table 3-6 is a summary of the
operating control settings of the Model 600F pattern generator and re-
























































































































































































































































































































































































































































































































































In this section, operation of each of the five modules comprising the
Model'600F is described at both a functional and a circuit level. The
functional description of each module other than the power supply
module is keyed to the system block diagram in Figure 6-1. The de-
tailed, circuit level, description of the circuits is keyed to the sche-
matic diagrams in Section 6 of this manual.
4.2. FUNCTIONAL DESCRIPTION
The following paragraphs provide a functional description of each
module in the Model·600F.
4.2.1 PATTERN GENERATOR
The pattern generator es sentially contains a variable frequency os dI-
lator, a series of frequency dividers, two crystal oscillators with an
associated phase-lock circuit, a pseudorandom bit generator, and an
error test generator. The pattern generator provides a pseudorandom
pattern sequence which is 2047 bits in length. The unit has an operating
rang~ from 10 to 150,000 bits per second (bps), and can be timed from
either an internal or an external drive source as selected by a front
panel TX CLK switch. When the SCTE position is selected, a choice of
one of two crystal-controlled oscillators or a variable frequency oscil-
lator is available for driving a system of binary counters. The counters
supply internal clock (shift) pulses for driving the shift register section
of the pseudorandom pattern generator. A front panel RANGE MS
switch selects the type of oscillator and appropriate counter sequence
to produce the desired output ·pattern rate.
4'.2.1.1 Variable Frequency Oscillator. The variable frequency os-
cillator (VFO) can provide the internal main and quad clock signals at
rates from 10 to 100, 000 bps in four ranges selectable by means of the
front panel RANGE MS switch. Each range of the switch is continuously
adjustable by means of a front panel vernier dial. Dial readings are in
millis e cond s .
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The main clock signal is used to control the output pattern rate when
the TX CLK switch is set to the SCTE position. The main and quad
clock are used as receive clock signals in the receiver module when
the RX TIMING switch is set to DATA position. When the VFO supplies
the receive clock signal, automatic frequency control of the VFO is
provided by the receiver section which derives a clock signal from the
data to continuously correct the VFO so that its output is always in the
proper phase relationship with the incoming data. Output signals from
the VFO are routed to the frequency divider of the pattern generator.
4.2.1.2 Crystal Oscillator and Phase-Lock Circuit. Two crystal os-
cillator circuits provide two pre-determined internal main and quad
clock rates within the range from 300 to 7200 bps. These clock rates
are selectable by means of the front panel RANGE MS switch. Switch
position CRl enables crystal oscillator 1, and position CR2 enables
crystal oscillator 2. The fundamental frequency of the quartz crystal
in crystal oscillator 1 and crystal oscillator 2 is 80 times the output
clock rate. The output of the selected crystal oscillator is applied to
an OR gate whose output is applied to a phase-lock circuit. The output
of the phase-lock circuit is applied to a frequency divider circuit which
provides the desired clock rate.
The crystal oscillators may be used to control the send data rate or the
receiver reference pattern rate. When used to control the receiver
reference pattern rate, the RX TIMING switch is set to DATA position.
The crystal oscillator phase-lock circuit is enabled only when the RX
TIMING is set to the DATA position.
The phase-lock circuit basically contains add and delete circuits which
function to add or delete pulses at the crystal frequency divider. The
overall effect of this action is to bring the internal time base into cor-
rect phase alignment with the receive data. In operation, the internal
(quad) clock is routed to the phase-lock circuits for comparison with
the receive data. Any phase difference between these signals is re-
cognized and stored by either an early or a late flip-flop. If the re-
ceive data leads the quad clock, an early flip-flop is set. The next
zero-going transition of the quad clock then resets the early flip-flop.
As a result, the early flip-flop sets an add flip-flop which supplies an
additional pulse to the frequency divider.
If the receive data lags the quad clock, a late flip-flop is set. The next
zero- going transition of the quad clock then resets the late flip-flop.
As a result, the late flip-flop sets a delete flip-flop which prevents the
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drive gate fronl passing the next oscillator pulse to the frequency di-
vider.
4.2.1.3 Frequency Divider. The frequency divider consists of decade
counters and three associated divide-by-two counters. The divider
reduces the output frequency of the VFO or a. selected crystal oscillator
by the appropriate factor to produce nlain and quad clock sigrialsat the
rate selected by the RANGE MS switch. When this ~witch is placed in
the 100-10 position, counters #1 through #6 are used to divide the VFO
output by a factor of 4000, When the RANGE MS switch is in the 10- ~.
position, counters #1, #2, #4, #5,and #6 divide the VFO ~:)Utput by a
factor of 400. The 1-.1 position of the RANGE MS switch selects'
counters #1, #4, #5, and #6 to divide the VFO output by a factor of 40 .. ,
Finally, the. 1-.01 position selects counters #4 through #6 to reduce
the VFO output by a factor of 4.
When the RANGE MS switch is placed in the CRI or CR2 position,
counters # 1, #4, #5, and #6 divide the output of the phase-lock circuit
by a factor of 40. Since the crystal pha,s~-lock circuit also contains a
divide- by-two counter, the total division factor is 80.
The output of the frequency. divider is obtained fronl counter flip-flops
# 5 and #6. These counters are triggered by opposite phase outputs.
fronl divide- by-two counter #4. A s a result, counter flip-flops #5 and
#6 provide outputs which are 90 degrees out of phase with respect to
each other.
Counter # 5 provides a nlain clock signal which is routed to the front,
panel SCTE connector, the receiver nlodule, the data set adapter nlod-
ule, and the front panel TX CLK switch.
Counter #6 provides a quad clock signal which is connect~d to the crys-
tal oscillator phase-lock circuit, and to the VFO phase-lock flip-flop in
the receiver nlodule. By nleans of a phase-locking process, counter
# 5 is nlaintained at a 90 degree phase lagging condition with respect
to inconling data; whereas, counter #6 is nlaintained at an in-phase con-
dition with respect to inconling data.
4.2.1.4 Pseudorandonl Bit Generator. The pseudorandonl bit generator
consists of an eleven- stage. shift register, a feedback control gate, and
an Exclusive-OR circuit. Together, the three circuit elenlents fornl
an nl- sequence, pseudorandonl bit generator' which provides a pattern
length of 2047 bits. The feedback loop between the register output and
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input is by way of the register feedback control gate. The output froITl
the pseudorandoITl bit generator is aITlplified and connected to the SD
BNC connector of the pattern generator, and to a driver in the data set
adapter.
4.2.1.5 Error Test Generator. The error test circuit consists of an
error test gate, an error AND gate, an error flip-flop, and a front-
panel error test switch. The error test circuit provides either a single,
unrepeated fraITle error bit or one error bit every 2047- bit fraITle, as
selected by the INSERT ERRORS-OFF-SINGLE switch. Essentially,
this circuit aSSUITles control of the output NOR gate during the tiITle of
the fraITle error bit. When the INSERT ERRORS-OFF -SINGLE switch
is in the OFF position, the error flip-flop is reset, disabling the error
AND gate and allowing the Exclusive-OR gate to control the output NOR
gate. When the switch is in the SINGLE (ITloITlentary- contact) position,
the error flip-flop is set, enabling the output AND gate and allowing
the fraITle pulse to appear at the output NOR gate. The fraITle pulse
causes the output of the NOR gate to as SUITle the wrong polarity for the
tiITle of one bit. The trailing edge of the fraITle pulse resets the error
flip-flop, disabling the AND gate. Operation of the error test circuit
when the switch is in the INSERT ERRORS position is the same as in the
SINGLE position except that the error flip-flop reITlains set, thus a:-
lowing each fraITle pulse to produce an output error.
4.2.2 RECEIVER MODULE
The receiver ITlodule contains a VFO phase-lock circuit, data and clock
input slicers, a receive pattern generator, error d"etection circuits,
pattern resynchronizing circuits, and a delayed clock generator. The
receiver functions to establish pattern syn:chronization between the re-
ference pseudorandoITl bit pattern and the received data, to cOITlpare
the received data bit- by- bit with the reference pattern for errors, and
to generate error pulses for readout by the error counter ITlodule.
When serial clock receive (SCR) is not available, as in the case when
operating with asynchronous data sets, the receiver also functions in
conjunction with the oscillator in the pattern generator to produce an
internal clock signal, bit- synchronized to the incoITling data.
4.2.2.1 AFC Phase-Lock Circuit. The autoITlatic frequency control
(AFC) phase-lock ~ircuit, consisting of a flip-flop, an Exclusive-OR
circuit, a tiITle constant switch, and an integrator circuit, functions
only when the RX TIMING switch is set to DATA position. The phase-
lock circuit cOITlpares the phase of the incoITling data with the phase of
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the internal clock. Differences in phase are integrated, and the re-
sultant de level is applied to the VFO in the pattern generator as a
correction signal. The phase-lock operation (a form of automatic fre-
quency control) is a continuous process that maintains the internal time-
base in proper phase alignment with the incoming data. A front panel
meter on the receiver module provides a visual indication of phase lock.
When the RX TIMING switch is set to the DATA position, the AFC en- '
able gate is turned on, and received data signals shaped by the data
slicer are routed to the phase-lock flip-flop input. The phase-lock
flip-flop is set by the received data, and reset by the internal quad,
clock, thereby producing two phases for the phase-lock Exclusive-OR
circuit. Simultaneously, two phases from the internal main clock are
also applied to the Exclusive-OR circuit. When th~ received data is in
phase with the quad clock, the Exclusive-OR output is a squarewave
with a 50 percent duty cycle. Any phase shift between the received data
and quad clock produces a change in duty cycle at the output of the Ex-
clusive-OR circuit. The resultant signal is applied to the VFO control
integrator by way of the contacts of the VFO TIME CONSTANT switch.
The VFO control integrator functions with the VFO TIME CONSTANT
switch to control the rate of frequency tracking of the VFO. Positions
1 (fast) through 4 (slow) of the switch select integrator time constants
in accordance with the rate and quality of received data.
4.2.2.2 Receive Reference Pattern Generator. The receive reference
pattern generator consists of a shift register, an Exclusive-OR gate
and a lock-up counter. The pattern generator produces a reference
pattern 2047 bits in length, identical to the pattern generated in the pat-
tern generator module. This pattern, as in all other circuits in the
receiver module, can be timed from either the internal main clock or
an external data set, as selected by the front panel RX TIMING switch.
The generated pattern is inserted into the error detection circuits for
comparison with the received test pattern. The lock-up counter pre-
vents an all zero lock-up from occurring in the shift register.
4.2.2.3 Delayed Clock Generator. The delayed clock generator pro-
duces a clock signal delayed by 2 microseconds from the clock selected
by the front panel RX TIMING switch. The delayed clock signal is used
in the receiver module to sample the error comparator output, and to
clock out error pulses through the error flip-flop. It is also used in
the error counter module to process the error pulses in the counter
display control circuit, and to generate resync commands in the re-
cognizer circuits.
4.2.2.4 Error Detection Circuits. The error detection circuits con-
sist of an error comparator circuit, an error flip-flop, and a sample
pulse generator. The error detection circuits supply pulses to the
error counter module whenever data bits in the received test pattern do
not agree with the internally generated reference pattern. Error pulses
can be generated at the same rate as the receive clock (up to 150 kbs).
The error comparator is an Exclusive-OR gate which provides a posi-
tive going pulse when a bit in the received test pattern disagrees with
the corresponding bit in the internal reference pattern. Output pulses
of the Exclusive-OR gate are sampled near the center of each pulse by
pulses from the sample pulse generator to set the error flip-flop when
an error exists. The output of the error flip-flop is ro~ted to the
error counter module by way of the error inhibit gate and level con-
verters.
4.2.2.5 Pattern Synchronizing Circuit. The pattern synchronizing
circuit consists of a feedback control logic circuit, a sync counter, and
a data resynchronizing flip-flop. The synchronizing circuit synchronizes
the reference pattern generated in the receiver with the incoming data
pattern, by feeding the data pattern into the shift register of the pattern
generator. The error detection circuit is used as discussed in para-
graph 4. 2.2.4 to detect errors between the pattern generator output and
the incoming data pattern. The sync counter counts bit agreements and
sets the feedback control logic through the data resynchronizing flip-'
flop when 16 consecutive bit agreements have occurred.
The resynchronizing flip-flop can be set either automatically or manually
by means of a front panel AUTO-MAN-RESYNC switch. In the AUTO
position, the switch permits control from the error counter module re-
sync decision logic to set the flip-flop. The MAN (manual) switch posi-
tion disables the inputs to the resynchronization flip-flop so that no re-
synchronization can take place. When the RESYNC (momentary) switch
position is selected, the resynchronization flip-flop is set to initiate
pattern synchronization.
A front-panel SYNC ALARM indicator lights when the resynchronization
flip-flop is set to indicate that pattern resynchronization is in progress.
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4.2.3 ERROR COUNTER MODULE
The priITlary function of the Model 1225 Error Counter· Module is to
provide reliable resynchronization cOITlITlands to the Model 600F during
specified ITlodes of operation and error rate condition::>.· It provides a
visual display of bit errors, block errors, and total blocks received.
In addition, it provides decade switches to establish block length and
perITlissible errors per block, and incorporates test ITlonitoring cir-
cuitry which, by ITleans of indicators and audible alarITl, indicates con-
ditions of panel display. overflow, transITlission channel outage, or re-
sync cOITlITland issuance.
Printed circuit boards contained in the error counter ITlodule are:
three counter display boards, a counteJ;" display control board, a re-
cognizer board, a translator board, and a power supply board which
supplies all dc voltages to the ITlodule. These printed circuit boards
are segregated so that all related functions are contained on the saITle
board. A functional description of each board, keyed to the functional
diagraITl in Figure 4- 1, is contained in the following paragraphs.
4.2.3.1 Counter Display Boards. The counter display boards COITl·-
prise the bit error, block error, and block counters and displays. Each
board is cOITlposed of six decade counters capable of counting froITl
000, 000 through 999,999. The decade counters feed six BCD-to-deci-
ITlal decoders which in turn drive six neon readout tubes.
Each of the counter display boards contain a COITlITlon reset input to the
decade counters, and an overflow circuit which detects the trailing
edge of the ITlost significant bit to indicate by ITleans of a front panel
COUNT OVERFLOW indicator that the counter has exceeded 999,999.
The decade counters and COUNT OVERFLOW indicator are reset by
setting the front panel RUN-STOP-RESET switch to the RESET (ITlO-
ITlentary) po s ition.
4. 2. 3. 2 Counter Display Control Board. The counter display control
board contains the following circuits: display ITlode control, block
length detector, error block enable, and counter control.
The display ITlode control circuit allows two ITlodes of operati6n of the
counters during resync period. The two ITlodes are selected by ITleans
of the AUTO-CONT switch ITlounted on the board. When the switch is
set to AUTO position, all inputs to the block length detector, error·
block enable, and bit- error counter are autoITlatically inhibited during
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resync period. When the switch is set to CONT position, an artificial
50 percent error rate is introduced to the block error enable and bit-
error counter. Dependent upon this switch position, either all display
counters are held at their present counts during a resync period or all
counters run normally except the 50 percent artificial error rate takes
precedence over the normal incoming error rate. This is accomplished
by sensing the resync flip-flop for a "true" condition.
The block length detector is composed of four decade counters in con-
junction with four BCD thumbwheel switches which are interconnected
so as to detect a dialed, four-digit number. The counter then counts
to the dialed number. As the number is reached and detected, the
counter is reset and an output (through associated gating) yields a pulse
of one-half clock time to the block counter. The range of the block
length of zero (0000) is essentially an undefined state and will yield the
same results as a block length of 0001.
The error block enable cir cuit is a decade counter which counts and re-
cognizes the number of bit- error s selected on a BCD thumbwheel switch.
In operation, once the dialed number has been reached, the system is
armed to detect the next bit-error (that is, exceeding the number dialed
by one) and to give an output to the block error counter through as soci-
ated circuitry similar to the block length detector. The thumbwheel
switch thus designates the number of errors permitted in any given block.
The counter control circuit is a gating network controlled by the front-
panel RUN-STOP-RESET switch. This gating network enables or dis-
ables the inputs to· the block, block- error, and bit- error counter s; the
RUN position enables the three inputs; the STOP position disables the
three inputs; and the RESET position clears the accumulated counts.
4.2.3. 3 Outage Indicator Board. The outage indicator board contains
the channel outage detector circuit, channel outage indicator circuit,
and latching alarm/driver circuits for the RESYNC and OVERFLOW in-
dicator s.
in the channel outage detector circuit, an errors integrator circuit re-
ce~ves "true" error pulses and integrates the power of each pulse (in-
- directly proportional to speed). The integrator is allowed to run for
10 seconds and is then reset by a ten-second unijunction relaxation os-
cillator which serves to reset the integrator and provide a clock pulse
for the non-latching indicator. The latching version of the channel out-
age indicator circuit consists of an R-S flip-flop which serves both as a
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a1arITl circuit. The latching function is reset by ITleans of a front panel
ON-OFF -RESET, switch.
The channel outage a1arITl is triggered by a NPN buffer aITlp1ifier and a
PNP claITlp circuit to detect a 5-volt trigger level reached by the inte-
grator. The cycle is cOITlp1eted as the unlatched a1arITl is clocked. The
output is then fed to an indicator circuit on the board.
4.2.3.4 Recognizer Board. The recognizer board contains the decision
logic circuitry which is sues a pattern resync cOITlITland to the receiver
during specified ITlodes of operation and error rate conditions. It ITloni-
tors four categories of incoITling line patterns as follows:
a. An incoITling pseudorandoITl pattern containing bit error s
which have an error probability of froITl O. 00 to 0.25.
b. An incoITling pseudorandoITl pattern containing bit errors
which have an error probability of froITl 0.00 to 0.25
with One error burst interspersed in every 2000 bit
segITlent. These error bursts have bit error probabil-
ities in the range of 0.25 to 0.50.
c. An incoITling pseudorandoITl pattern containing bit errors
with a probability of froITl O. 25 to O. 50. This ITlay in-
clude a continuous (longer than 2000 bits) condition of
0.50 bit error probability, in which case the received
data can be considered truly randoITl.
d. An incoITling pattern which is continuously fixed at
either all "0'S, 11 all
"
1 1s, II or repeated 1'1000" patterns
for periods longer than 2000 bits. Thes e fixed patterns
are not corr'upted by noise .
. Under signal condition a, the probability of the recognizer board issuing
a resync cOITlITland when a. true loss of synchronization has occurred in
the receiver ITlodu1e is o. 99 or higher.
Under signal conditions a and d, the probability of the recognizer
board issuing a false resync cOITlITland when, in fact, the receiver has
not lost synchronization is 0.01 or less for any twenty-four hour con-
tinuous test at 100,000 bits per second.
Under signal condition b, the probability of the recognizer board issuing
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a false resync command is 0.01 or less per err.or burst.
Under signal condition c, the probability of the recognizer board issuing
a false resync command is 0.01 or less for continuous periods of
1,009,000 bits.
When an out- of- sync condition does exist, the decision time for the re-
cognizer board to react when bit- error probabilities are constant at
0.00 is the time required for 100 bits to be sampled. When bit-errors
are occurring with a probability greater than 0.00, and equal to or less
than O. 25, the decision time to is sue the resync command (in a true
out- of- sync condition) is the time required for not more than 2000 bits
to be sampled.
This latter condition is determined by examining the output of the pre-
dictor, which generates a predictor error whenever the current re-
ceived bit agrees with the Exclusive-OR of the ninth and eleventh
preceding bits. The predictor errors and receiver error pulses are
used by two systems which operate in parallel. One responds in 100
bits (see Figure 6-11) or less when the pseudorandom pattern is not
corrupted by noise; the other responds in 2000 bits or less with a
probability of 0.99 as long as the individual bit- error probability is
0.25 or less.
When uncorrupted pseudorandom data persists for 100 bits, 89 " valid"·
(predictor- error-free) bits will occur. The bit counter will overflow
and a resync command will be issued if both error pulses and logical
1'0' S'1 occurred during the same 89 bits. If the overflow was caused by
100 consecutive logical "l's", the output of the repeating "1 11 detector
inhibits resync commands and holds the 2000 bit system reset until a
logical 11 0" occurs in the data.
The 2000 bit system makes its decision on the basis of error-pulse
and predictor error counts during the 1750 bit tests. To insure re-
sponse within 2000 bits after a slip- sync, tests are aborted after 250
bits if the error-pulse rate is low enough to guarantee an in-sync condi-
tion with a probability of O. 998. When trouble is detected during a 250
bit test, the tests, which are already in progress, are allowed to run
for the full 1750 bits. The predictor-error threshold, above which the
data is considered non-pseudorandom, is high enough to insure a condi-
tional probability of resync of O. 992 or more with individual bit-error
probabilities of 0.25 or less. This threshold is also low enough to in-
sure that the probability of not reaching it with truly random data is
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about.0072. If the pseudorandomness test is passed, a resync com.-
m.and is issued as long as the error pulse rate has rem.ained high enough
during the sim.ultaneous 1750- bit error pulse test. This latter require-
m.ent prevents false resync com.m.ands following error bursts long en-
ough to be caught by the 250-bit trouble-detecting test, but too short to
cause a failure of the 1750-bit pseudorandom.nes s test.
If the pseudorandomness test is failed, it is probably due to truly ran-
dom. data persisting for over 1750 bits. The system. has already in-
curred a .0072 probability of false resync. Since it is required to with-
stand 1,000, 000 bits of truly random. data with an overall false resync
probability of 0.01, the 2000-bit system. m.ust alter its resync criteria
until it can be reasonably sure that the extended error burst of truly
random. data has ended. This is done by increm.enting a scale-of-three
up/down counter whenever a pseudorandom.ness test is failed and decre-
m.enting it when one is pas sed. When this counter returns to zero, the
system. stops perform.ing pseudorandom.ness tests, and returns to the
250-bit trouble-detecting tests. The counter is never perm.itted to over-
flow, so that following an extended error bur st, the system. will recover
in 3400 to 5100 bits with a probability of over 0.984 as long as the in-
dividual bit-error probability falls to 0.25 or less.
Continuous logical "O's" will appear like an error burst to the system.,
and the sam.e recovery tim.e perform.ance applies following restoration
of valid data. A resync com.m.and will be issued 1750 bits after recovery
from. this condition with a probability of O. 99 or higher. If the individual
bit- error probability falls to . 05 or les s, the 100-bit system. will usually
respond first. Since the resync flip-flop com.pletely resets the 2000-
bit system., it will resum.e 250-bit trouble-detecting tests after resync
is com.plete. The 2000-bit system. is also held reset by the output of
the repeating "II' and repeating "1000" detectors, since the system.
considers such data to be pseudorandom. and would otherwise issue
false resync com.m.ands.
4.2.3.5 Translator Board. The translator board perform.s all input/
output functions of the interface between the error counter m.odule and
the receiver m.odule.
The transla:tor board consists of five input translator s which feed the
balance of the error counter m.odule circuitry. The translator s perform.
voltage level conditioning (+5 volts is a logical "1" and 0 volts isa
logical "0") for the following inputs: selected inverted clock, quad
clock, reference data, bit errors, and resync flip-flop output.
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The translator board, further, consists of six output translator s, five
of which are designed to operate an external printer, and the last which
provides the voltage level shift for the resync cornm.and line.
4.2.3.6 Power Supply. The power supply board provides the error
counter module with regulated +5 vdc at a nominal current of 2.0 am-
peres for the logic and input translators. A high voltage regulator
provides +200 vdc at a nominal current of 24 rna for the readout tubes.
4.2.4 POWER SUPPLY MODULE
The Model 600 power supply module contains rectifier sections which
provide operating dc voltages to the pattern generator, the receiver,
and the data set adapter modules. In addition, it provides the Model
1225 Error Counter Module with unfiltered -12 vdc for the channel out-
age audible alarm circuit, filtered + 12 vdc for the outage indicator
error integrator circuit, and filtered -12 vdc for the resync cornm.and
level converter circuit. Primary ac power is applied to the module,
and to the Model 1225 power supply, by means of a front panel POWER
ON switch.
4.2.5 DATA SET ADAPTER
The data set adapter es sentially consists of level converter s which pro-
vide input and output interface for voltage or current driven data sets.
The data set adapter also contains indicator lamps and driver s, an
INTERFA CE switch which controls the operating mode of the level con-
verters, a MODE switch, and an RS (request-to- send) switch. Front
panel BNC connectors are provided to monitor data and clock signals
transmitted and received by the Model 600F.
'Operation of the level converts on either voltage (E) or current (I) mode
is controlled by the front panel INTERFACE switch. When the switch
is set to E position, the send level converters translate 0- and -IO-volt
logic levels from the Model 600F to +6 and -6 volts, respectively, for
'interface with voltage driven data sets, and the receive level converter s
translate +6- and -6-volt levels from voltage driven data sets to 0- and
-IO-volt levels, respectively. When the switch is set to I position, the
send level converters change 0- and -IO-volt levels to currents greater
than 23 rna and less than 5 rna respectively, for interface with current
driven data sets. The process is reversed for signals received by the
Mode1600F.
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Signals processed by the level converters consist of those transmitted
to data sets and those received from data sets. Transmitted signals
are serial clock transmit external (SCTE) and send data (SD). Re-
ceived signals are serial clock receive (SCR), receive data (RD), and
serial clock transmit (SCT). The SCR and RD signals are routed to the
receiver module, and the SCT signal is routed to the pattern generator
module.
Lamp drivers are provided to indicate data~ set-ready (DSR), clear-to-
send (CS), carrfer on-off (COO), and signal-quality (SQ) conditions in
the data set under test.
The MODE switch controls selection of transmitted data signals.· When
the switch is set to PR position, pseudorandom data at lO to 150, 000
bits per second from the pattern generator is selected for transmission
to the data set. The 0 position selects transmission of all"O's", and
the 1 position selects transmission of all "l's. 11
The RS switch provides a request signal to the data set under test.
When the switch is set to ON position, +6 volts is placed on the request-
to- send line to the data set. ·This causes the data set to return a clear-
to- send (CS) signal to the Model 600F. A s a result, the CS lamp glows,
indicating that data transmission may begin. When the RS switch is
set to OFF position, -6 volts is placed on the line. The CS lamp is
then turned off by the data set to indicate that data will not be accepted.
4. 3 DETAILED CIRCUIT DESCRIPTION
4.3.1 PATTERN GENERATOR
The pattern generator module consists of the following items: two
crystal oscillators, a phase-lock circuit for the crystal oscillators, a
variable frequency oscillator (VFO), a frequency divider, a pseudoran-
dom pattern generator, a frame pulse circuit, and an error test gen-
erator. A detailed circuit description of each item is presented in the
following paragraphs.
4.3.1. 1 Crystal Oscillators. See Figure 6-1. Transistor stages Ql-
Q2 and Q3-Q4 comprise two functionally identical series-resonant crys-
tal oscillators designed to operate over a range of 24 kHz to 576 kHz.
Either oscillator is selectable by means of the front panel RANGE MS
switch. The CRI position of this switch selects the Ql-Q2 circuit, and
the CR2 position selects the Q3-Q4 circuit. Crystals Yl and Y2 are of
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the plug-in type, and their respective frequencies are determined by
the data rate of the system being tested. The proper crystal frequency
is obtained by multiplying the data rate by a factor of 80. Capacitors
CVl and CV2 are used to trim to the exact frequency.
Positive-going clocK pulses from the selected oscillator circuit are
connected to transistor OR gate Q5. The resultant phase 2 clock at the
collector of Q5 resets delete flip-flop Q17-Q18. Stage Q17 of this flip-
flop then provides a 11 zero!1 level signal to one input of drive gate Q19.
(The delete flip-flop is described in a later paragraph.) Simultaneously,
the phase 2 clock at the collector of Q5 is routed through inverter Q6
to become the phase 1 clock output. The phase 1 clock is then applied
to the other input of drive gate Q 19. This operation turns on Q 19 and
supplies drive pulses to a frequency divider circuit.
Transistor stages Q22-Q23 comprise a flip-flop divider circuit which
halves the frequency of the selected crystal oscillator output. The re-
sultant output at the collector of Q23 is routed through pin L to a two-
input NOR gate located in the VFO section of the pattern generator.
The other input to this NOR gate consists of the VFO output. (Both
circuits are described in a later paragraph.) The output of the divider
stage at the collector of Q23 is clamped to the" zero" level whenever
VFO operation is selected. The clamping voltage is applied through
pin K to the base of Q23 when the front-panel RANGE MS switch is not
set to one of the crystal positions.
4.3.1.2 Crystal Oscillator Phase-Lock Circuit. See Figure 6-1. The
crystal oscillator phase-lock circuit consists of add and delete circuits
which add or delete drive pulses to the crystal frequency divider. The
add circuits consist of add flip-flop Q20-Q21, add gate R40-C8-CR4,
early flip-flop Q8-Q9, and early control gate QIO. The delete circuits
consist of delete flip-flop Q17-Q18, delete gate R39-C7-CR3, late flip-
flop Q13-Q14, and late control gate Q15. A noise imrrlUnity gate, Q16,
is common to the add and delete circuits. This gate functions to pre-
vent instability (jitter) of the divider signal during high noise periods.
Input signals to the crystal phase-lock circuit are negative- going quad-
rature clock pulses (abbreviated quad clock) from the divider section of
the pattern generator and external positive-going timing crossover
pulses from the phase-lock flip-flop in the receiver. The quad clock,
which is applied at pin A, turns off inverter stage Q12. The resultant
positive- going output from Q 12 is simultaneously applied to the base of
early control gate QIO, to the base of inverter Q7, and to the junction
of C13-C14.
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Consider, now, the input at pin M. This input consists of the external
timing crossover pulses. If it is assumed that no crossover pulses are
being received, the input at pin M is at the" zero l ! level and inverter
011 remains off. Transistor Q 11 therefore supplies a positive voltage
to the junction of R 75-R81. The overall conditions at this time ar e as
follows: 011 and 012 are off, 07-010-015 are on, the early and late
flip-flops are reset to left side o.p, noise immunity gate 016 is on, and
/
the circuits are primed for the addition or deletion of pulses. Fir st,
the latter operation is described with the aid of the waveforms in Fig-
ure 4-2.
Pulses are deleted at the output of the crystal frequency divider (pin L)
whenever the external timing crossover pulses are late with respect to
the quad clock. In other words, transistor 012 is off when the cross-
over pulse arrives at pin M. In operation, a positive-going late cross-
over pulse turns on 011, turns off late control gate 015, and thus sets
late flip-flop 0 13-Q 14 to left side off. No change takes place in the
early circuits at this time.
The set condition of the late flip-flop produces a positive voltage at the
collector of 014 which charges delete gate capacitor C7. The cor res-
ponding zero level a,t 013 does not affect the on state of 016, since a
positive level is still maintained at its base by early ,flip-flop stage Q8.
These conditions remain stable until the late flip-flop is reset.
At this point, it is necessary to discuss again the action of drive gate
019 as controlled by phases 1 and 2 of the oscillatqr output. Drive gate
019 is controlled directly by the phase 1 signal and indirectly (via the
delete flip-flop) by the phase 2 signal. Normally, the phase 2 signal
resets the delete flip-flop, thereby maintaining a constant ll zero 'l level
at the collector of Q 17. At the same time, the phase 1 signal at the
collector of Q6 alternates from llz ero !! to positive. As a result, drive
gate 019 is turned on and off in step with the phase 1 transitions, and
the divider output is produced as explained previously.
In Figure 4-2, note the relationship between the phase 1 pulses and the
output of drive gate 019. Ideally, these two signals should follow each
other in an inverted relationship. In practice, however, pulse deletions
occur at 019 because of the action of the delete and late flip-flops.
Thus far, the delete flip-flop has been reset and the late flip-flop has
been set. When the late flip-flop is again reset, a zero- going pulse
passes through the delete gate and sets the delete flip-flop to right side
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off: The resultant positive level at the collector of 017 then holds
drive gate 019 on until one zero-going transition of the phase 1 clock
has occurred. An expanded view of the delete action is also shown in
Figure 4-2. The overall effect of this operation is that a pulse has been
deleted at the crystal divider and the phase of the internal clock is re-
tarded by 1/80th of an output bit. The delete process is repeated for
each late crossover pulse until the incom.ing and internal clocks are
properly phased.
Pulses are added to the crystal frequency divider output wh.enever the
external tim.ing crossover pulses are early with respect to the quad
clock. That is, transistor 012 is on when the crossover pulse arrives
at pin M. In operation, a positive-going early crossover pulse turns on
011, turns off early control gate 010, and thus sets early flip-flop 09-
010 to left side off. No change takes place in the late circuits at this
tim.e.
The set condition of the early flip-flop produces a positive voltage at
the collector of 09 which charges add gate capacitor C8. The corres-
ponding zero level at 08 does not affect the on state of 016, since a
positive level is still m.aintained at its base by late flip-flop stage 013.
These conditions rem.ain stable until the early flip-flop is reset.
When the early flip-flop is again reset, a zero- going pulse pas ses
through the add gate and sets the add flip-flop to right side off. This
operation, along with an expanded view of the ensuing additive action,
is shown in Figure 4-2. As long as the add flip-flop is set, phase 1
clock pulses continue to drive the crystal divider by way of 019. Nor-
m.ally, four or m.ore phase 1 pulses are required to reset the add flip-
flop. The reason for this is that a longer tim.e constant is used in the
reset gate of 021 to provide sufficient discharge tim.e for the add gate
in the 020 set side.
After reset gate capacitor C6 accum.ulates a sufficient charge, the add
flip-flop is reset, and a zero-going pulse at the collector of 020 pro-
duces another pulse from. the crystal divider. It is obvious that this
pulse is an extra pulse, since the phase 1 signal is at the m.id- bit tran-
sition point with respect to the divider output. (Only the positive- going
portion of the phase 1 clock pulses produces a transitfon at the divider
output.) The overall effect of this operation is that a pulse has been
added to the divider output, and the phase of the internal clock is ad-
vanced by 1/80th of an output bit. The add process is repeated for each
























































































































































































































































































































































































































































































































































































































































Noise immunity gate Q 16 functions to remove jitter from the crystal
divider output during periods when the input signals are excessively
noisy. At such times, if the noise level is sufficiently high, both the
early and late flip-flops will be set simultaneously, and Q 16 will be
turned off. The resultant positive level at the collector of 016 blocks
the add and delete gates, thereby preventing unwanted transitions in the
divider output.
4.3.1.3 Variable j?requency Oscillator. See Figure 6-2. The variable
frequency oscillator (VFO) comprises transistor stages Q3 through Q7.
Stages Q3, Q4, and Q5 form a resistance-capacitance oscillator circuit,
and stages Q6, Q7 function as coupling elements. The oscillator fre-
quency is contiriuously variable from 40 kHz to 400 kHz by means' of a
front panel mounted 10-turn 50 K-ohm potentiometer (Rl, Figure 6- 6).
A vernier dial is used to adjust this potentiometer, thereby providing
accurate tuning of the oscillator. Initial calibration of the oscillator
is accomplished by means of ratio potentiometer R35 and frequency
potentiometer R20.
The VFO is enabled by +12 volts applied to pin K when the front panel
RANGE MS switch is set to any position except the two crystal positions.
Assume that when the VFO is enabled, Q4 is off and Q5 is on. The con-
trol input signal at pin B is supplied to the base of Q4 from the VFO
phase-lock circuit located in the receiver module. This control signal,
which varies in response to phase differences between the internal and'
external timing signals, is routed to Q4 via thelO-turn potentiometer,
Rl (Figure 6-6), and the ratio potentiometer, R35. As a result, capa-
citor C 1 begins to charge until it reaches the turn- on potential of Q4.
When this point is reached, Q5 is turned off and, Q3 is turned on, there-
by discharging Cl. The cycle then repeats itself. Transistor stage
Q3 also functions to supply the VFO output to NOR gate Q2.
Transistor stage Q2 is a NOR gate which functions to route either the
VFO or the crystal divider output to the frequency divider portion of
the pattern generator. In the VFO mode, the crystal divider input at
pin C is grounded, and the operating point for Q2 is established by R 7-
R8 and the collector level of Q3. When Q3 is off, its positive collector
level holds off Q2 via diode CR19. When Q3 is on, the negative-going
VFO pulses back- bias CR19, thereby permitting Q2 to turn on .. In this
manner, . the VFO output is routed to inhibit gate Q 1 and to the frequency
. divider section of the pattern generator.
In the crystal oscillator mode, pulses at pin C from the crystal divider
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alternately turn oscillator NOR gate Q2 on and off. In this manner,
the crystal oscillator output is also routed to inhibit gate Ql and to the
frequency divider section of the pattern generator.
Inhibit gate Ql controls the VFO output to a clock NOR gate. The in-
hibit function is controlled by the front panel RANGE MS switch. When
the switch is set to the. 1-.01 position, pin A is grounded and Ql is
permitted to follow the VFO signal. In all other switch positions, pin
A is ungrounded, and Ql is turned on, inhibiting the VFO output to the
clock NOR gate. The clock NOR gate is described in the next paragraph.
4.3.1. 4 Frequency Divider. See Figures 6-1, 6-2, and 6-3. The fre-
quency divider consists of three decade counters, three divide-by-two
counters, and associated gates, all arranged to divide the output of the
VFO or crystal oscillator by a factor which will furnish shift pulses to
the pseudorandom pattern generator at the data rate selected by the
RANGE MS switch. All three decade counters consist of four flip-flop
stages modified by feedback to provide a division by ten. The counter
outputs are controlled by individual inhibit gates, as selected by the
RANGE MS switch. Outputs from the inhibit gates are routed to the
clock NOR gate.
Decade counter number 1 (Figure 6-2) consists of flip-flop stages Q12-
Q13, QI4-QI5, QI6-QI7, and QI8-QI9. Its associated inhibit gate is
Q 11. This counter output is selected when the RANGE MS switch is in
position 1-. 1, CRl, or CR2. The input to the counter is supplied by
oscillator NOR gate Q2. The counter output at Q16 is routed through
CR18 and pin S to pin F of counter number 2 (Figure 6-1). Operation
of inhibit gate Q 11 is functionally identical to the operation of inhibit
gate Q 1. The inhibit gate output at pin L is routed to pin M of the clock
NOR gate (Figure 6-3).
Decade counter number 2 (Figure 6-1) consits of flip-flop stages Q25-
Q26, Q27-Q28, Q39":Q30, and Q31-Q32. Its associated inhibit gate is
Q24. This counter output is selected when the RANGE MS switch is in
the 10-1 position. The input to the counter is supplied at pin F by
counter number 1. The counter output at Q29 is routed through CR18
and pin J to pin B of counter number 3 (Figure 6-3). Operation of in-
hibit gate Q24 is functionally identical to the operation of inhibit gates
Q 1 and Q 11 (Figure 6- 2). The inhibit gate output at pin C is routed to
pin P of the clock NOR gate.
Decade counter number 3 (Figure 6 - 3) consists of flip-flop stages Q 1-
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02, 03-04, 05-06, and 07-08. Its associated inhibit gate is 020.
This counter is selected when the RANGE MS switch is in the 100-10
position. The input to the counter is supplied at pin B. The counter
output at 08 is connected to inhibit gate 020. Operation of 020 is func-
tionally identical to the operation of inhibit gates 0 1-Q 11 (Figure 6- 2),
and 024 (Figure 6-1). The output of 020 is connected to the clock NOR
gate.
Transistor stage 019 is a NOR gate which accepts clock signals from
the four inhibit gates just described. A clock input from any inhibit
gate turns on 019. The resultant positive-going clock output at the
collector of 019 is coupled to flip-flop stage 09-010.
Flip-flop stage 09-010 divides the clock input by two and provides an
output to two other divider stages. One output phase from the collector
of Q9 is used to trigger divider stage 013-014; the other output phase
from the collector of 010 is used to trigger divider stage Qll-012.
These two dividers are the output stages of the frequency divider and
provide timing signals for various internal purposes. The timing sig-
nals from th~ two dividers are 90 degrees out of phase with respect to
each other.
Divider stage 013-014 is the source of the main clock signal in the pat-
tern generator. Because of the phase-locking process the main clock
signal is maintained at a 90-degree phase lagging condition with respect
to the incoming data. One output phase from the collector of Q 13 is
coupled through complementary emitter -follower 015 -Q 16 to pin F.
From pin F, the main clock signal is routed to contact A of the TX
CLK switch, to pin 1 of the VFO phase-lock circuit (Figure 6- 6), to pin
D of RX TIMING switch in the receiver module, and to the SCTE level
converter in the data set adapter.
The other main clock output phase from the collector of 014 is inverted
by 021 and coupled through complementary emitter-follower 022-023
to pin E. From pin E, the main clock signal is connected directly to
the front panel SCTE connector.
Divider stage 011-012 is the source of the quadrature (quad) clock
signal in the pattern generator. Because of phase-locking proces s, the
quad clock signal is maintained in phase (but inverted) with respect to
the incoming data. The quad clock output at the collector of 011 is
coupled through complementary emitter -follower 017 -0 18 to pin N.
From pin N, the quad clock signal i\ connected to the VFO phase-lock
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circuit (pin 2, Figure 6-6), and to the crystal phase-lock circuit (pin
A, Figure 6-1).
4.3.1.5 Pseudorandom Pattern Generator. See Figure 6-4, PC board
N0345. The bit generator comprises an eleven- stage shift register, an
Exclusive OR circuit, a feedback control gate, and a lock-up AND gate.
Together, the four circuit elements form an m- sequence generator
which provides a pseudorandom pattern of 2047 bits. The pseudorandom
pattern is a binary sequence containing periods of relatively high cross-
over density combined with comparatively idle periods of as many as
ten consecutive marking and eleven consecutive spacing intervals (when
referred to the pattern transmitted to the user).
(The expres sion " m _ sequence" means that the output is a maximum-
length linear shift register sequence. Different sequences are pro-
duced by changing register direct-feedback points in accordance with
specified mathematical formulas. The pattern is called "pseudorandom"
because it is not produced by a process which is truly random but by a
proces s with a determined outcome which meets the requirements of
certain statistical tests for randomnes s. )
The shift register portion of the bit- generator consists of flip-flop
stages Ql-Q2 through Q21-Q22. The register may be timed either by
the internal main clock pulses, or by external timing pulses (provided
by a data set', as selecLd by the front panel TX CLK switch. The ex-
ternal clock signal, applied at the SCT input of either the pattern gen-
erator or the data set adapter, is shaped by external drive slicer Q9-
QIO and inverter Q20 (located on PC board N0347, Figure 6-2) and then
connected to the TX CLK switch. The selected timing pulses are con-
nected at pin S and coupled through driver stage Q23-Q24 to the shift
bus of the register. The pattern output of the register is derived from
the ninth and eleventh stages. Both complementary outputs of shift
register stages 9 and 11 are presented to the Exclusive-OR gate can...
sisting of transistor stages Q25 and Q26 by way of AND gates CR28-
CR29 and CR33-CR34. The Exclusive-OR gate output at the collectors
of Q25 and Q26 is the pattern generator output. This output is routed
both to feedback control gate Q35 and to NOR gate Q27. From Q27, the
complementary pattern output (inverted when compared to the Exclusive-
OR output) is routed through level converter Q28 and complementary
emitter-follower Q29-Q30 to both the data set adapter module and the
SD connector. Level converter Q 28, thus, converts positive logic If 1 If
bits (5 volts) to negative logic "I" bits (-10 volts) causing the comple-
ment of the pattern generator output to be transmitted to the user ..
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Transistor stage Q35-Q36 forms a gate circuit which controls feedback
to the first stage of the shift register. Inputs to the gate are from one
of two sources: the pattern output of the Exclusive-OR gate, and the
lock-up AND gate GR24-CR25. Normally, the input at R95 frbm the
lock-up AND gate is at a low level, and Q35 and Q36 follow the output
of the Exclusive-OR cir cuit in a complementary fashion. The output
of Q35 and Q36 sets or resets the first stage of the shift register, Ql
and Q2, thereby providing the feedback which produces the 2047-bit
pseudorandom pattern sequence.
The second possible input to the feedback control gate is from lock-up
AND gate CR24-CR25. This AND gate functions to initiate the pattern
sequence automatically in the event that the register is shifted into the
forbidden state upon initial application of power. The forbidden state
corresponds to the condition in which the shift ,register cannot se-
quence - hence the name lock-up. This occurs when all reset outputs
of the shift register are in a high (reset) state. The condition is sensed
by the lock-up AND gate in the following manner. When lock-up occurs,
register stage Q2 is turned off and AND gate diode CR24 is back-biased.
Simultaneously, the following register stages are also turned off: Q 3,
Q6, Q7, QIO, Qll, Q14, Q15, Q18, Q19, and Q22. Since the emitter
circuits of Q3, Q6, ..Q22 are opened, error test gate Q32 (de-
scribed in a later paragraph) is turned off and AND gate diode CR25 is
back- biased. As a result, feedback control gate stage Q 35 is turned·
on; the input gate to register stage Q 1 is primed; and the following shift
puls.e turns off Ql and turns on Q2. The changed state of the first stage
then forward biases CR24, and feedback to the register is again pro-
vided by the Exclusive-OR output. The overall effect of this operation
is to begin a new 204 7 -bit sequence.
4.3. 1. 6 Frame Pulse Circuit and Error Test Generator. See Figure
6-4. The frame pulse circuit consists of error test gate Q32 and
emitter-follower Q31. This circuit provides a negative-going synchron-
izing pulse of one bit duration once per 2047-bit pattern frame: A
frame pulse is generated each time register stages 2 through 11 are in
the proper state to turn off error test gate q32. When this event occurs,
Q3l is turned on, and a negative-going pulse appears. at the front-panel
FRAME PULSE connector.
The error test generator consists of error test gate Q32, error test
flip-flop Q33-Q34, error AND gate CR27-CR32, and the front-panel
INSER T ERRORS-OFF-SINGLE switch. The error test generator pro-
vides either a single, unrepeated, frame error bit, or one error bit
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per 2047-bit frame, as selected by the switch. Basically, the error
test generator assumes control of output NOR gate Q27 for the time of
the frame error bit. Control of this gate is normally held by the Ex-
clusive-OR output at Q25-Q26. Thus, at the instant of error bit gen-
eration, the output of Q27 is inverted, and an error pulse appears in
the output pattern.
When the INSERT ERRORS-OFF-SINGLE switch is in the OFF (center)
position, the error test flip-flop is reset with Q34 on. This condition
forward- biases diode CR32 and effectively grounds the junction of CR32-
R120. As a result, control of output NOR gate Q27 is held by the Ex-
clusive-OR circuit, and the normal output pattern is passed through
inverter Q28 and complementary emitter-follower Q29-Q30 to the data
set adapter module and SD connector.
When the INSERT ERRORS-OFF-SINGLE switch is in the SINGLE (down-
momentary) position, the error test flip-flop is set with Q34 off. This
condition back-biases AND gate diode CR32. The other AND gate diode,
CR27, is also back-biased at the time of a frame pulse. As a result,
the error test generator controls the output NOR gate with a positive-
going pulse, and an inverted output appears at the SD connector. Each
activation of the test switch to the SINGLE position will produce one
error bit at the time of the next frame pulse. The error test flip-flop
is reset, with Q34 on, by the trailing edge of the frame pulse applied
through C28 to Q33.
When the INSERT ERRORS-OFF-SINGLE switch is in the INSERT
ERRORS (up) position, the ground at pin 4 holds the collector of Q33 at
ground, thereby holding the error test flip-flop set, with Q34 off. This
condition produces the same results as the SINGLE position, except
that an error bit will be generated automatically for every 2047 -bit
frame.
4.3.2 RECEIVER
The receiver module consists of the following items; a VFO phase-
lock circuit, data and clOCk input shaping circuits, a receiver pseudo-
random reference pattern generator, a delayed clock circuit, error
detection circuits, and pattern synchronizing circuits. A detailed de-
scription of each item is presented in the following paragraphs.
4.3.2.1 AFC Phase-Lock Circuit. See Figure 6-6. The AFC phase-
lock circuit includes a flip-flop (Q8-Q9) and an associated Exclusive-OR
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circuit (CRS through CR7, and QIO through Q12). The phase-lock circuit.
measures the phase differences between the internal clock and the
received data (crossover points), and then develops a control signal
with a duty- cycle shift proportional to the difference. I~ addition, an
integrator and associated amplifier convert the control signal variations
to de level variations suitable for operating a front-panel meter and a
VFO driver.
The AFC phase-lock cir cuit is enabled or disabled by the front panel
RX TIMING switch. When the switch is in the CLOCK position, the
AFC enable gate, Q4, is clamped off (-12 volts) by the ground applied
at pin 3, disabling the AFC tracking by the internal oscillator. 'Con-
versely, when the RX TIMING switch is in the DATA position, the
grounded at pin 3 is removed, allowing Q4 to act as an inverter for the,
receive data from the data slicer. When the AFC circuit is enabled,
phase-lock flip-flop Q8-Q9 is set (Q8 off) by pulses derived from the
data slicer and applied to the base of Q8 through AFGenablegate Q4.
Reset pulses derived from the quad clock input at pin 2 are applied to
the base of Q9. Thus, the flip-flop is set by positive transitions of the
data (RD) and reset by positive transitions of the quad clock, resulting.
in the waveform shown in Figure 4-3. Complementary outputs from'
Q8 and Q9 are applied to Q22 and to the phase-lock Exclusive-OR cir-
cuit. (The Q22 output is routed to the crystal phase-lock circuit. )
Complementary transitions from the main clock input at pin 1 are also
applied to the Exclusive-OR circuit to be compared with the outputs of
Q8, Q9. Stage Q12 provides the inverted main clock for the Exclusive-
OR function, and CRS, CR6, andCR7, Q12 form two 2-input AND gates
whose outputs are inverted by QIO and Qll to form NAND {unctions. By
applying true and complementary inputs to the NAND functions thus
formed, the Exclusive-OR fupction is obtained. The output of the Ql 0, .
Q 11 Exclusive-OR cir cuit, for the in-phase condition, is a combination
of a squarewave at twice the clock rate and a squarewave at the main
clock rate with an average fifty percent duty cycle. For a data-leading-
internal- clock condition, the negative portion of the Exclusive-OR out-
put becomes greater than the positive portion. Conversely, for a: data-
lagging-internal-clock condition, the negative portion of the Exclusive'-
OR output becomes lesse~ than ,the positive portion. Waveforms·forthe
phase-lock sequence for in-phase, leading, and lagging conditions are
shown in Figure 4-3.
Any shift in phase between internal and external signals produces' a
change in duty cycle at the output of the Exclusive-OR circuit. The
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Figure 4-3. AFC Phase-Lock Sequence Waveforms
amplifier Q13-Q 14. Different time constant values for the integration
process are provided by the several positions of the VFO TIME CON-
STANT switch. Position 1 provides the fastest phase tracking and thus
is used with high- speed data. Position 2 is used with high- or medium-
speed data. Position 3 is used with medium.- or low- speed data. Posi-
tion 4 is used with low- speed (teletypewriter rate) data.
The 'differential amplifier output at the collector of Q13 is further am-
plified by Q15 and passed through emitter follower~Q17-Q16-Q18 to
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pin D. From pin D, the output is routed by way of the OPR- CAL switch
to the series 10-turn potentiometer and then to the VFOcircuit, where
it is used to control the frequency.
The .front-panel meter on the receiver module visually indicates phase-
lock. In operation, phase-lock is indicated by a smooth movement of
the meter pointer over a wide range as the vernier dial is rocked back
and forth through the indicated rate. Three internal adjustment poten-
tiometers are associated with the meter circuit, namely; balance po-
tentiometer R66, zero potentiometer R8l, and frequency potentiometer
R76. These potentiometers are adjusted during initial setup of the
phase-lock circuit, as described in Section 5 of this manual.
The servo action of the phase-lock loop will attempt to hold the meter
pointer at center scale: the condition where internal and external
clocks are of the same frequency and phase, and where mid-bit sam"'"
pling of the received pattern is achieved.
4.3.2.2 Data and Clock Input Circuits. See Figure 6-6 .. The data and
clock input circuits include two slicer circuits, the front-panel RX
TIMING switch, and an AFC enable gat'e. Since the two slicer circuits
are functionally identical, only the data slicer is described in detail.
The received data pattern (the complement of the internally generated
pattern) is normally applied to pin 12 of the receiver module from the
data set adapter module. This data pattern is routed to the front panel
DATA connector by way of pin 11 to allow monitoring of the data by ex-
ternal test equipment. Alternatively, a data pattern may be applied to
the DATA connector, provided the pattern into the data set adapter
module is disconnected. In either case, the pattern is then applied to
transistor Ql of the differential amplifier, Ql-Q2. The differential
amplifier input circuit is designed to accept an NRZ signal with 0 volts
equal to a space or logical "0" and -10 volts equal to a mark or logical
"1." Rise and fall times are not critical, since the input circuit pro-
vides reshaping. The input impedance is a nominal 5000 ohms. Dif-
ferential amplifier Q l-Q2 has a switching threshold of approximately
- 5 volts. Output signals from the collector of Q2 are connected to the
base of Q3. The output of Q3 (the 1ltrue" pattern) is applied to AFC
enable gate Q4 and to the receive pattern generator arid error detection
circuits.
The clock output from the data slicer is selected by the front-panel RX
TIMING switch. When the switch is set to the DATA position, the AFC
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enable gate Q4 is opened and the clock output at Q3 is passed to the
phase-lock flip-flop. At the same time, the main clock output from the
internal clock generator is selected by the switch for timing of the re-
ceiver pattern generator and error detection cir cuits. The data output
at Q3 is routed to the error comparator circuit and the receive pattern
generator feedback control circuit. When the RX TIMING s·witch is set
to the CLOCK position, Q4 is blocked by a ground applied at pin 3, and
an external clock signal clocks the receiver pattern generator and the
er r or detection cir cuits .
The incoming clock signals are normally applied to the clock slicer
from the data set adapter module by way of pin 9 of the receiver module.
The CLOCK connector on the receiver front panel may be used to moni-
tor the clock signal or, alternatively, may be used to apply a clock
signal to the receiver module, provided that the clock input to the data
set adapter module is disconnected. The incoming clock signal should
be a squarewave varying between 0 and -10 volts. The transition from
-10 to 0 volts should coincide with the transition from one bit to the
next. This signal, after shaping by the clock slicer circuit, is applied
to the clock inverter (Figure 6- 7) and, subsequently, to the RX TIMING
switch. The RX TIMING switch selects either the external clock signal
from the clock inverter (Q3, Figure 6- 7) or the internal clock signal
from the main clock complementary emitter follower (Q15-Q16, Figure
6-3) and applies the selected signal to the positive-neutral level con-
verter (Q2, Figure 6- 7) which drives the receiver synchronizer and
error detection circuits. The level converter accepts negative logic,
in-phase clock signals (true during the second half of the data bit) and
converts them to positive-logic, in-phase clock signals. Note, however,
that when the internal (main) clock signal is used, this signal is offset
by 90 degrees (one-fourth cycle) when compared to the incoming (RD)
data.
4.3.2.3 Reference Pattern Generator. See Figure 6-7. The receiver
pseudorandom pattern generator consists of 11- stage shift register Al
through A3-A, Exclusive-OR circuit A 7 -2 and A 7 - 5, feedback control
gate A7-11 and A7-14, and clock driver Q2 and A9-5. Together, the
four circuits form an m- sequence generator which provides a pseudo-
random pattern that is 2047 bits long, identical to the pattern generated
in the pattern generator module.
The shift register is driven by way of A 9- 5 and A 9- 2 by signals from
the internal clock or by external clock, as selected by the front panel
RX TIMING switch.
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During the pattern synchronization proces s, the "true" received data
(RD) fro:m the output of the positive-neutral level converter is clocked
into the pattern generator. The pattern generator output (RP) is ap-
plied to the feedback control gate, A7-11, to the error co:mparator,
and, through inverter A8-11, to the level converter, A13-2. The in-
verted reference pattern (RP) is then available at pin 5. The pattern
generator feedback data is provided either by gate A 7 -11 or gate A 7 -14.
During nor:mal operation when the pattern is synchronized with the in-
co:ming data pattern, the true output of the resync flip-flop (A6-11) en-
ables feedback control gate A 7 -11 which routes the register output back
to the register input. At the register input (within AI) an inver sion
takes place to co:mpensate for the inversion caused by the NAND gate,
A 7 -11. Th~ feedback data is then clocked into Al of the register by
the positive-going edge of the inverted clock fro:m inverter A9-5 (see
Figure 4-4). Since stages 9, 10, and 11 change states at the negative-
going edge of the clock signal, a second inverter, A9-2, inverts the
clock signal applied to these stages, causing the:m to shift at the sa:me
ti:me as stages 1 through 8 (in AI). In this :manner a perfect pattern is
generated for subsequent co:mparison and error detection with the re-
ceived data. When the internal pattern is out of synchronization with
received data, the resync flip-flop enables feedback control gate A 7 -14
and disables gate A7-11. Gate A7-14 then routes the true received
data (RD) fro:m positive-neutral level converter Ql to the register input
and begins filling the register. When the resynchronizing circuits
sense that the register pattern :matches the received data, they reset
the resync flip-flop, inverting the feedback control gates to return the
generator to internal feedback operation. To ensure that the generator
does not enter a locked (forbidden) state, the lock-up counter:monitors
the Exclusive-OR output of the generator. Since, under nor:mal condi-
tions, a :maxi:mu:m of ten bits can be zero .at the Exclusive-OR output, .
the counter never reaches a count of twelve unless the pattern generator
is in a locked state. This is true because the Exclusive-OR output is
applied to the lockup counter reset input. The counter is then clocked'
by the eLK signal, advancing the counter until it is reset by a "1" .
fro:m the Exclusive-OR. When the pattern generator is in the locked
state, the counter ;:tdvances to a count of twelve, causing" I' s" at
both inputs to NAND gate AI6-14. The NAND gate output is then a "Ol~
causing a "1" to be loaded into the fir st stage of the generator, ending
the locked condition.
The outputs of register A2-A and A3-A are sa:mpled by EXl:lusive-OR
gate A7-2 and A7-5 to provide the 2047-bit pseudorando:m register out-
put. The true outputs of stages 9 and 11, A2-A and f!d-A, are sa:mpled
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by NAND gate A7-2. (Register stages 9, 10, and 11 are connected so
that the Q outputs (nom.ally the reset outputs) are connected to provide
true data.) The output is applied to the error com.parator circuit for
com.parison with the true received data.
4.3.2.4 Delayed Clock Generator. See Figure 6- 7. The delayed clock
generator consists of one- shot m.ultivibrators A4 and A5, 2-input NAND
gate A9-11, and J-K flip-flop A3-B.
Inverted receive clock pulses from. A9-5 are applied to the A4 input,
and inverted clock pulses from. A 9- 2 are applied to the A5 input. Multi-
vibrators A4 and A5 are triggered by the trailing edge of the clock
pulses. The 7. 5-kilohm. resistor connected between pins 10 and 14 and
the 390-picofarad capacitor connected between pins 10 and 11 of A4 and
A5 are tim.ing com.ponents which set the output pulse duration to 2 m.icro-
seconds.
The outputs of A4 and A5 are negative going pulses which are tim.e-
displaced by one-half of a clock period. These pulses form. the two in-
puts to NAND gate A 9-11. The output of gate A 9-11 is positive going
pulses of 2-m.icro seconds duration at twice the clock rate. These
pulses are applied to pin 5 of J-K flip-flop A3-B. To ensure that the
output of flip-flop A3-B starts in the proper state, the 2-m.icrosecond
pulse from. one- shot m.ultivibrator A4 is applied to the reset input, RD.
At the positive-to-negative transition of the pulse, the flip-flop is re-
set. The positive-to-negative transition of the sam.e pulse, after being
inverted and slightly delayed by A 9-11, toggles the flip-flop back to the
set state. The next inverted pulse from. m.ultivibrator A5 then toggles
the J-K flip-flop to reset state, and the following inverted pulse from.
A4 (by way of A9-11) sets the flip-flop. Thus, the output of the flip-
flop is a negative-to-positive going signal, offset from. the bit period by
two m.icroseconds. Since the output of A3-B changes state during the
negative going transition of each input pulse, the output pulses have the
sam.e pulse repetition rate as the receive clock signal, but delayed by
approxim.ately 2 m.icroseconds from. the clock.
4.3.2.5 Error Detection Circuits. See Figure 6-7. The error detec-
tion circuits consists of error com.parator A8-5 and A8-14, error gate
AIO-2, and error flip-flop AIO-ll and AIO-14.
Input signals to the error com.parator circuit consist of the external
pattern from. positive-neutral level converter Q 1 and the internal pat-
tern from. the reference pattern generator. The external and internal
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RD (QI) 5V ( I ) IOV ( 0)
I
CLK (Q2) 5V ( 1) IOV (0)
I
CLK (A9-5) 5V ( 1) IOV ( 0)
RX REF 5V ( 1) IPATtERN (RP) OV (0)
--I r- 2USI
A4-1 5V ( I ) I U UOV (0) I
AS-I 5V ( 1) U UOV (0)
I I
A9-11 5V ( I ) ~ n n nOV (0) hDECLK (A3-9) 5V ( I ) r I IOV (0) ~DECLK (A9-14) 5V ( 1) ~ I IOV (0)
I ~, I ~,
A10-7 5V (I) I V- I' V-OV (0)
5V ( 1) I ~
I -
~A10-5 OV (0) I I
5V ( I ) I V- IERROR (AI0-2) OV (0) I I
ERROR FF (AI0-14) 5V ( I ) I I : IOV (0)
5V ( I ) I : IAII-2 OV (0) I I
(0) I I I,ERROR (AI3-8) +12 I-12 (I)
Figure 4-4. 'Synchronizer and Error Detection Circuit
Timing Diagram (One bit in error)
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patterns of the saITle polarity are siITlultaneous1y applied to gate A8- S.
The patterns are inverted by A8- 2 and A8 -11, and siITlultaneous1y ap-
plied to gate A8-14. As long as the two patterns are synchronized\and
the input bits are in agreeITlent, either A8-S or A8-14 will be enabled
thereby providing a"low level at the output of the cOITlparator (an Ex-
clusive-OR circuit). 1£ a disagreeITlent occurs, both gates will be dis-
abled, thereby providing a high level at the output of the cOITlparator.
The cOITlparator output provides one of the two inputs to error gate
AIO-2. The other input is supplied by the saITlp1e pulse generator. If
the received and internal patterns are in agreeITlent at saITlp1e tiITle, the
cOITlparator output is low and the error flip-flop is not set. 1£ the pat-
terns disagree, the cOITlparator output is high and the error flip-flop is
set by the negative-going pulse froITl AIO-2. Since the saITlp1e pulse
occur s once each bit tiITle, the two patterns are cOITlpared on a bit by
bit basis and thus provide rea1-tiITle error detection of the input pattern.
The error flip-flop is reset by the next negative- going receive clock
pulse, delayed 2.0 ITlicroseconds by the delayed clock generator. The
flip-flop output provides one input to error inhibit gate All- 2. The
other input is provided by resync flip-flop A6-11 and A6-14. When the
resync flip-flop is reset, its input to the error inhibt gate is high, and
the gate is enabled. Bit error s sensed by the error flip-flop are thus
pas sed to the error counter ITlodu1e through inverter All-14 and nega-
tive-neutral level converter A13- 6, which converts a O-volt input to a
O-volt output and a tS-vo1t input to a -12-volt output (positive logic
true to negative logic true), providing a NOT error s signal at the error
counter ITlodu1e. A bi-po1ar logic level output is supplied froITl gate
All-2 to terITlina1 S of TBI on the rear panel, and the ERROR PULSE
connector on the front panel by way of bipolar level converter A13-C,
which converts a O-volt input to a t12-volt output and a tS-volt input to
a -12-volt output (positive logic true to negative logic true), providing
"true'l error s at the connector and terITlina1 board. The error flip-flop
output is also used to reset the 16-unit counter in the pattern synchro-
nizing cir cuits.
4.3.2.6 Pattern Synchronizing Circuits. See Figure 6-7. The pattern
synchronizing circuits consist of the front panel AUTO-MAN-RESYNC
switch, resync flip-flop A6-11 and A6-14, 16-unit sync counter A14,
decoder gate A12, and counter advance gate All-B. Pattern synchro-
nization is initially established by opening the internal feedback loop of
the refer'ence pattern generator and inserting external data until 16
good bits are received in succession. At that tiITle, the internal feed-
back loop is closed, and the pattern generator continues to produce a
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perfect pattern.
When the two patterns are synchronized, the resync flip-flop is reset
by the sync oounter and prevents the l6-unit sync counter from operating.
The resync flip-flop can be set by a negative going pulse at A6 pin 12 in
either of two ways. When the RESYNC switch is depressed, a ground
at pin 11 causes a single negative going pulse at the output of the resis-'-
tor- capacitor network C3- C4, R 7 -R8. When the RESYNC sWitch is in
the AUTO position, a ground at pin 7 is inverted by A6-5 to enable the
auto resync NAND gate A6-2, which then allows positive-going resync
commands from the resync recognition circuits in the error counter
module (ECM) to set the resync flip-flop. The resync flip-flop, in turn,
enables the external data feedback gate, A 7 -14, in the reference pat-
tern generator, disables the error inhibit gate, All- 2, enables the 16-
unit sync counter, A14, and lights the front-panel SYNC ALARM indi-
cator. In addition, the output of theresync flip-flop is inverted by
A12-2, providing a NOT resync signal (+5 to 0 volts) to the ECM. The
sync counter is then advanced by gate All- 5 each time the internal and
external patterns agree. Pattern agreement is detected by sampling
the error gate output, AlO-2, with the sample pulse. The error gate
output is high if no error is detected and, consequently, counter ad-
vance gate All- 5 is enabled. If an error is detected, the sync counter
is reset by the error flip-flop, so that 16 consecutive good bits must be
detected.
In operation, the external pattern is inserted into the reference pattern
generator shift register until the external and internal patterns are the
same. At that time, the sync counter is advanced 16 consecutive times,
causing the output of decoder gate A12 to go low. Resistor-capac'itor
network R14, C5 differentiates the level change, producing a negative
going pulse at A6 pin 9 to reset the resync flip-flop. The flip-flop then
returns the shift register to internal feedback, enables the error inhibit
gate All- 2, and turns off the SYNC ALARM indicator. The MAN posi-
tion of the RESYNC switch is simply an off position which disables
automatic resynchronization.
4.3.2.7 Voltage Regulator Circuit. A voltage regulator circuit, con-
sisting of Q6 and associated components, converts the + 12 volt input to
the synchronizer and error detector circuits to a regulated +5 volt out-
put required by the logic components used.
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4.3.3 ERROR COUNTER MODULE
The error counter module consists of a translator board, a recognizer
board, a channel outage indicator board, a counter display control
board, three counter display boards, and a power supply board. A de-
tailed circuit description of each board is presented in the following
paragraphs.
4.3.3. 1 Translator Board. See Figure 6-10. The input translators
consist of saturated transistor logic level shifters. The translators
for the selected receive clock, NOT delayed clock, and NOT receiver
reference pattern inputs are essentially identical using 2N4124 transis-
tor s (Q411, Q412, and Q413) in a saturated configuration. The diodes
in that configuration (CR401, CR402, and CR403) serve as clamps to
protect the switching transistors. Each transistor feeds an integrated
circuit inverter to provide the drive capability for the next stages.
These three translators give a logical 1'1" (+5 vdc) output for a O-volt
logical "0" input from the receiver module, thus converting a negative
logic Ilfaise l ! signal to a position logic "true" signal (and vice versa).
The bit-errors translator is different from the other input translators
in that it is designed to yield an adjustable voltage level of error pulses
in addition to the +5-volt swing outputs. Transistor Q406 is a field
effect transistor in a constant- current configuration to yield a defined
current through potentiometer R440 and, thus, a definable, constant
voltage level for outage error s. The resistive divider is designed so
that with the FET turned on, (input at -10 volts), Q408 will be rever sed
biased by approximately one volt, and its output will be +5 volts, pro-
viding a NOT bit error output at the collector. With a logical "0" (0
volt) error signal, the FET is turned off; Q408 is forward biased; and
its collector is 0 volt. The opposite sense of the error pulse is pro-
vided by way of IC401.
The resync input translator, Q410, responds to a 5-volt swing (+5 to 0
volts) from the resync flip-flop in the receiver module. A O-volt input
(resync) will cause Q410 to cutoff, giving a "true" logical Ill" output.
Low sense of the resync flip-flop signal is provided by gate 401-11.
The output translators consists of five output drivers, Q401 through
Q405, and a resync command interface, Q409, to the receiver module.
The output drivers give a -12-volt logical" 1" output for a +5-volt
logical "I" input. Filter capacitors C401, C403, C405, C404, and C407
on the driver outputs limit switching time to approximately one micro-
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second. Two 470-ohm resistors are placed on the output circuit of each
driver so that a short- circuit on the output line will not impair opera-
tion of the error counter module. The resync command translator
(Q409) inverts the negative input pulse (+5 to 0 volts) from the resync
command cir cuit on the translator board and shifts the input logic level
from 0 and +5 volts to +12 and 0 volts, respectively.
4.3.3. 2 Recognizer Board. See Figure 6-11. The received data is
reconstructed by shifting the Exclusive-OR output of the error pulse
signal (IC6l8, pin 3) and the receive reference pattern into the predictor.
This insures that the predictor interprets each data bit in the same way
as the receiver does. Since the pattern signal from the receiver module
is changing when the predictor is clocked by the CLK signal, the pat-
tern is delayed by flip-flop DP (IC619, pin 8) and made coincident with
the delayed clock (DECLK) and the error pulses to avoid a race through
the level- shifters.
The output of the predictor consists of an error signal, LPE (IC623,
pins 8 and 9), with a duration of a full bit-time. This signal resets the
bit counter (IC624 and IC625) and error flip-flop, EH (IC629, pin 2) of
the 100-bit system. It also enters a logical "I II into the master section
of the all-"l" detecting flip-flop, NZ (IC629, pin 7), if the current bit
is a "Ill. When the bit counter reaches 89, this flip-flop will be clocked.
Although both the J and K inputs will be low, the master section will
still remember this logical "1" if all "lIs" have persisted for 100 bits
and prevented activation of the direct reset input. If this is not the case
and EH has continued to be clocked since the last predictor error, a
resync command is is sued coincident with the positive going transition
of the DECLK signal. The resync pulse is reissued until the direct- set
input of LPE is activated to reset the 100- bit system. If the received
data is not corrputed by noise, the bit counter will recycle every 100
bits until an error occurs, which generates a predictor error and re-
sets the system in preparation for detecting a slip- sync. Operation is
similar for a received pattern of all "1' S,·II except that NZ remains on
until the first "0" occurs.
The 2000-·bit system is completely reset by the resync flip-flop, the NZ
flip-flop (lOO-bit loop) or the RIC flip-flop (IC626, pin 8) in the all_"l"
and repeating "1000" detectors. After the reset signal disappears, the
error pulse counter (IC615-IC617) increments on the trailing edge of
the error pulses. A clock signal is added with LPE to produce pulses
(IC611, pin 3) for the predictor error counter (2000-bit loop, decision
circuit). After 250 bits, the edge-catcher, EOT (IC623) (in the test
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length counter), produces a pulse if less than 100 error pulses have
been counted. This pulse resets the test-length (IC620-IC622), error
pulse, and predictor error counters (IC613-IC615) (error pulse and
predictor error counters), returning the system to its initial state. If
100 or more errors have been counted, the flip-flop Z (IC602, pin 3)
of the up/down counter is set, preventing the EOT flip-flop from set-
ting until the test have run for 1750 bits. This pulse resets the counters
as before, but the overflow bits, ER (IC603, pin 5), flip-flop and the NP
flip-flop (IC603, pin 9) are not clocked off until the trailing edge. While
this pulse is present, a resync command (IC628, pin 8) is issued if the
error pulse counter has overflowed and the predictor error counter has
not. If neither has overflowed, the trailing edge of the EOT signal re-
sets the up/down Y and Z flip-flops (IC602), returning the system to its
initial state.
If the predictor error counter has overflowed, the Y and Z flip-flops
are clocked to a "1011 condition which causes another 1750- bit test re-
gardless of the error rate in the first 250 bits. A second failure of the
pseudorandomnes s test will clock the Y and Z flip-flops to a "1, I"
state, and subsequent failures will cause them to remain in that state
until a test is passed. As long as the Y signal remains a 111", the sys-
tem is inhibited from is~ing a resync command. If two consecutive
tests are pas sed, the Y - Z flip-flops will count down to 111,0 11 and then to
"0,0, II returning the system to its initial state.
The repeating 111000" detector uses a pair of flip-flops, A and B (IC606),
which remain in the "I, I" state with an input of all "1's" and in the "I, I"
state when receiving all "0 I s." These flip-flops automatically synchro-
nize with the idle code when it begins, and then count in Gray code as
long as the code per sists uncorrupted by noise. Every fourth data bit
is inverted by the Exclusive-OR gate (IC6l8, pin 6) to provide a reset
signal for the 4- bit binary counter (IC608). The counter is clocked by
the negative transition of flip-flop A, incrementing every four bits until
the code is broken. The counter overflows after the code has per sisted
for 63 bits, setting flip-flop RIC (IC626, pin 8). This inhibits resync
commands and causes reset pulses RP (IC627, pin 3) which set EOT,
aborting any tests in progress and holding the 2000-bit system in its
initial state until a break in the idle code resets RIC.
4.3.3.3 Channel Outage Indicator Board. See Figure 6-12. The chan-
nel outag'e indicator circuitry consists of four sections; the error in-
tegrator, the 10-second timer-integrator reset, the alarm trigger
circuitry, and the lamp drivers and latching alarm.
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The error integrator consists of RS23, CS04, Q S03, and RS17. The
integrator is the standard circuit configuration of a Miller integrator.
In operation, as outage error pulses introduce step functions into CS04,
the voltage level at the base of QS02 increases until it reaches its de-
fined trigger voltage of approxim.ately 4.9 volts. At that tim.e, QS02 is
turned on, thus cutting off QS07 by reverse-biasing the base-em.itter
junction. This form.s the D input to ICS02, pin 2 (0 vdc, logical ",0").
When this occurs, the tim.e-average-error-rate is less than the set
fixed level (nom.inally, 2S percent).
During this period, the tim.er functions to reset the integrator after a
specified tim.e (nom.inally 10 seconds). The tim.er configuration is a
unijun ction, relaxation oscillator which is operated about its tem.pera-
ture stable point. Capacitor CSOS charges through RS2S until the
em.itter of QS06 reaches a trigger level which is determ.ined by the uni-
junction l s intrinsic stand-off ratio .. At this point, base 2 of QS06 goes
low as the unijunction fires, turning on QS04. This causes the gate of
QS08 to go to 0 volt, turning on the FET and resetting the integrator by
discharging CS04. The reset pulse is held until capacitor CS06 charges
toward -12 volts through RS26 and RSll.
The unlatched version of the alarm. (ICS02) is clocked by way of Q50S
and ICS03, pin 8, at the end of each sam.p1e period, to represent the
state of the channel from. one period to the next period. The latched
version of the alarm. is com.posed of an R-S configuration of ICS01,
serving as both a latch and a lam.p driver.
The three lam.p drivers are essentially identical. Each uses a type
MC8S8P quad, two-input power gate to drive the display indicator lam.ps
and to form. half of the latching R-S flip-flops. Dark current resistors,
RS06, R503, and RS09 are provided to prevent curreilt surges from.
dam.aging the driver logic during lam.p turn- on. The audible channel
outage alarm. uses three dark current resistors, RS03, RS02 and RS01;
the latter two provide the biasing for QSOl. QS01 is the switching ele-
m.ent for controlling the buzzer, and is disabled by rem.oving its ground
supply to its em.itter by m.eans of S708.
The adjustm.entsnecessary for proper operation of the channel outage
ind,icator board are RS2S, which determ.ines the tim.e constant for firing
of QS06, and R440 on the translator board (see Figure 6-10), which
determ.ines the voltage level of the outage errors input signal being re-
ceived by the error s integrator. The procedure for adjusting the com.-
ponents is described in Section S.
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4. 3. 3,.4 Counter Display Control Board. See Figure 6-13. The
counter display control board consists of the display ITlode control,
block length detector, error block enable, and counter control circuits.
The display ITlode control consists of an enable switch (S301) which
allows either' pin 13 of IC306, in the continuous ITlode, or pin 10 of
. IC306, in the auto inhibit ITlode, to be enabled by pull-up resistors
R301 and R302. In the auto inhibit ITlode, pin 8 of IC306 goes low when
a I'true" resync signal indicates that the receiver pattern generator is
in the resync condition. The "false" output disables IC307 and IC306
at pins 2 and 4 respectively, thus, inhibiting bit errors and clock pulses
froITl reaching the error block enable and block length detector.
In the continuous ITlode, during a resync condition, pin 11 of IC306 goes
to a "0" to disable IC307 at pin 1 and to introduce an artificial 50 per-
cent error rate by ITleans of the D flip-flop (IC31.Q). The D flip-flop
consists of a trigger flip-flop configuration with Q returned to the D
input. Under norITlal operating conditions, when the received and in-
ternal patterns are in, synchronisITl, bit-errors and clock pulses are
enabled through to the error block enable and block length detector.
The block length detector is a series of four decade counters (IC301
through IC304) in a "ripple-through" configuration, triggering froITl in-
COITling clock pulses (CLK). This configuration is used in conjunction
with four BCD thuITlbwheel switch asseITlblies (S701 through S701).
When a switch is set to a specific nUITlber, the decoupling diodes are
forward biased and hold pin 1 of IC308 at O. 6 volt (logical "0"). When
the selected nUITlber is reached, all the diodes are rever sed biased and
pin 1 of IC308 goes high causing its output pin 2 to go low, setting the
R-S flip-flop and causing the outputs 4 and 6 of IC308 to go high, re-
s etting all of the decade counter s to "0", and terITlinating the high con-
dition at pin 1 of IC308.
Pin 8 of IC311 goes high as the R-S flip-flop is set, which enables pin 1
of IC312, and enables the next clock pulse to be fed to the counter con-
trol, IC309 pin 2, through the inverter, IC309 pins 4 and 5. This con-
figuration ensures a pulse duration of a ITliniITlUITl of 5 ITlicroseconds
(clock at 100 kHz), and a ITlaxiITluITl of one-half bit tiITle. On the leading
edge of the output pulse, the edge detector is triggered, placing a "0"
output on pin 6 of IC312 and resetting both R-S flip-flop configurations
of IC311.
The error block enable circuit is designed so that the nUITlber selected
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on the thurnbwheel switch (S705) is the number of errors permitted per
block. Decade counter, IC305, triggers on the trailing edge of the bit-
error pulse. Until the number specified by the switch setting is reached,
CR309 is forward biased due to a low condition of the clock, holding pin
8 of lC308 high at pin 9. 1£ another error is detected, the output of pin
8 goes to a 110" on the leading edge of the bit-error which represents
one more error than is permitted per block. The "0" output of pin 8
sets the R-S flip-flop configuration enabling the IC307 output (pin 6) at
input pin 5 to respond to the output clock pulse when the block has been
detected (en'abled by the block length detector at pin 4).
The counter control circuit is formed by three, two input gates, which
are enabled by the RUN-STOP-RESET switch when in the RUN position.
At this time, a +5-volt level is applied to input pins I, 9, and 13 of
IC309, to enable the outputs to the three counter display boards. In the
STOP position a pull-down resistor, R303, is used to insure that the
counter control enable circuit will not go above logical "0. "
4.3.3.5 Counter Display Boards. See Figure 6-14. Three counter
display boards contained in the error counter module are used to dis-
play bit errors, block errors, and blocks counts. Each counter dis-
play circuit consists of six type N7490A decade counters (ICIOI through
IC 106) arranged as a six decade ripple-through counter. Each counter
contains decoder/drivers (ICI07 through ICl12) and readout tubes
(DSIOI through DSI06).Reset-to-zero of all counters is accomplished'
by a logical 111 11 (+5 volt) level change applied to pins 2 and 3 of each
counter; reset-to-nine of each counter is disabled by grounding pins 6
and 7.
The overflow circuitry consists of a trailing edge detector implemented
with a resistive divider, RI07 and RI08, to insure worst case logical
Ill" (approximately 2.5 volts) operation from the coupling capacitor
ClOI. This circuitry gives a negative transition pulse of approximately
10 microseconds on the trailing edge of the most significant 8-bit at
pin 11 of IClOI. The output is then fed to diode CRlOl and, in parallel,
to the trailing edge detector of the other two counter display boards.
These signals then feed an inverter.
Clock pulses are applied at pin 14 of IC 106 fo.r either the bit error s,
the block errors, or the blocks counter display board. The type N7490A
counter functions in the decade count mode by clocking pin 1 (CB) from
the I-bit (pin 12) of each counter.
High voltage (+200 vdc) is supplied to each of the six display tube anode
resistors (RlOl through RI06) to yield the nominal operating current
of 1.35 rna for each tube. Each decoder /driver, type N744lB, receives
the 8-4-2-1 BCD code from the counters and decodes it to ten-line
logical "0" outputs. The function of the driver is to allow any given
cathode to "float" at approximately 50 to 60 vdc until its specific coded
input is enabled. At this point, the appropriate cathode is grounded
through the decoder / driver to the high voltage ground (HV GND), thus
lighting a specific numeral. A separate HV GND return is used to
reduce noise introduced into the ground line.
Two bypass capacitors, CI02 and Cl03, are placed on the +5-volt sup-
ply to the counters and decoder/drivers to reduce noise due to TTL
current, surges.
4.3.3. 6 Power Supply Board. See Figure 6- 9. The low voltage regu-
lator is a series regulator, consisting of three functional blocks. The
fir st is the reference block which is composed of a field effect transis-
tor, Q2l0, operated as a current source at its zero temperature co-
efficient point. The second block consists of the voltage amplifier s,
Q203 and Q204, in a differential-pair configuration, with associated
drivers Q20Z and Q205, for the pass element. The final block consists
of the pass element, Q701, which is a type 2N3055 power transistor
mounted on the rear chassis (see Figure 6-34). Its associated driver,
Q201, is mounted on the power supply board.
The low voltage regulator employs an "off_board" voltage level sensor
(LEVSEN) to provide the correct voltage at the main feed point on the
module chassis. Shunt resistor R212 and transistor Q209 provide cur-
rent limiting at approximately 2. 6 amperes.
The high voltage regulator is NOT
designed to sustain a short circuit
condition. Inadvertent grounding
of the +200 volt supply may cause
damage to this power supply.
The high voltage regulator consists of three functional blocks. The
fir st is a high voltage transistor, Q206, operated in a current generator
mode which is split between the pass transistor, Q208, and a standard
voltage amplifier, QZ07.
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4.3.4 POWER SUPPLY MODULE
See Figure 6-16. The power supply module consists of four individual
rectifier sections which provide the following outputs; a full-wave
filtered t12 volts, a full-wave filtered -12 volts, a full-wave filtered
t15 volts, and a half-wave unfiltered ~ 12 volts. All four supply voltages
are derived from a single, center-tapped secondary 'winding of power
transformer T 1. Primary ac power is appl~ed to the module by means
of the front panel POWER ON switch, S1. Fuse Flprotects the supply
from overload. POWER indicator' lamp DSI is connected directly across
one side of the transformer secondary, and glows to indicate that power
is turned on.
4.3.5 DATA SET ADAPTER
See Figures 6-17 an,6-l8. The data set adapter consists of receive
and send level converters for voltage driven and current driven data
sets, lamp drivers, clamps, BNC connectors, and front panel switches
to select the transmitted pattern and interface levels. The electronic
circuits are located on two functionally identical printed circuit boards.
Each board contains two·.receive level converters, one send level con-
verter, and two lamp drivers.
4.3.5. 1 Receive Level Converters - Volt(3.ge Interface'. Three.re-
ceive level converters are used with voltage interface data sets: one
level converter connected to Jl, and two level converters connected to
J2. The converter circuits are designated as follows: receive data
(RD) circuit, serial clock receive (SCR) circuit, and serial clock trans-
mit (SCT) circuit. Since the three circuits are functionally identical,
only the receive data circuit is described.
The receive data circuit consists of level converter stages Ql through
Q6. Stages Ql and Q4 function to provide the proper input impedance
and switching level, respectively, for differential amplifier Q2-Q 3.
Stages Q5 and Q6 provide the converted output level. In operation,
when the front panel INTERFACE selector switch, S3, is set to the E
position, a -12-volt control level at PC board pin E turns off Q 1 and
Q4. Turning off Q 1 adjusts the input impedance of Q2 for a t6 / -6 volt
input at pin A. Turning off Q4 'provides the differential amplifier with
a switching level of approximately t2 volts at the base of Q2. As a
result, when t6 volts is applied to pin A, Q2 is turned on and Q3 is
turned off. The collector output of Q3 then causes Q5 and Q6 to turn on,
and the output at pin B is clamped at zero level.
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When -6 volts is applied to pin A, 02 is turned off and 03 is turned on.
The collector output of 03 then causes 05 and 06 to turn off, and the
output at pin B is raised to -10 volts.
4.3.5.2 Receive Level Converters - Current Interface. The same
three receive level converters used with voltage interface data sets are
used with current interface data sets. Circuit characteristics, however,
are slightly changed because a different control voltage is used. The
circuit description is again directed to the receive data circuit.
When the front panel INTERFACE switch is set to the I position, a +12-
volt control level applied to PC board pin E turns on Oland 04. Turn-
ing on 01 terminates the input at pin A with 100 ohms (R5). Turning
on 04 clamps the junction of resistors Rll and R12 to zero level, there-
by providing the differential amplifier 02-03 with a switching level of
approximately + 1 volt. Input signals less than 5 rna or greater than
23 rna into 100 ohms are then varied around the +l-volt level. An input
signalles s than 5 rna produces a -lO-volt output at pin B, and an input
signal greater than 23 rna produces a zero-level output.
4.3.5.3 Send Level Converter - Voltage Interface. Two send level
, converter s are used with voltage driven data sets, one on each printed
circuit board. The converter circuits are designated the send data
(SD) circuit and the serial clock transmit external (SCTE) circuit.
Since the two circuits are functionally identical, only the send data cir-
cuit is described.
The send data circuit consists of level converter stages 014 through
016,and complementary emitter-follower driver.stage 017-018. In
operation, when the front panel INTERFACE switch is set to the E posi-
tion, a -12-volt control level applied to the base of 014 through R53
turns off 014. This action allows voltage divider R59-R60 to supply a
negative voltage to the bases of 017 and 018 whenever 015 is turned
off. Circuit conditions for 015 are determined by the input levels at
PC board pin K, as selected by the front panel MODE switch, S4.
The front panel MODE switch has three positions labeled PR, 0, and 1.
The PR position selects pseudorandom data at 10 to 100,000 bps from
the pattern generator module. The 0 and 1 positions place +6- and - 6-
volt levels, respectively, on the send data line of voltage driven data
sets. When the INTERFACE switch is set to the I position (to interface
with current driven data sets), the 0 and 1 positions produce output
currents greater than 23 man and less than 5 rna, respectively, and
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the rise/fall time of the output signal is limited O. 3 microseconds by
an inductor in series with the output. When the INTERFACE switch is
in the E position, a capacitor is added in parallel with the output, limit-
ing the rise/fall time of the data or clock signal to 6 microseconds.
When the ,input level at pin K is -10 volts, Q16 is turned off, thereby
causing the base voltage of Q15 to rise to +12 volts. This action turns
Q15 off and allows the base of Q17 to go to approximately -8 volts. The
same voltage is then available at pin L. When the input level at pin K is
o volts, Q 16 is turned on and the base of Q 15 is driven negative with
respect to its emitter. This action turns on Q 15 and allows the base of
Q18 to go to approximately +8 volts. The same voltage is then available
at pin L.
4.3.5. '4 Send Level Converters - Current Interface. The same two
send level converters used with voltage driven data sets are used with
current driven data sets. Circuit characteristics, however, are
,slightly changed because a different control voltage is used. The cir-
cuit description is again directed to the send data circuit.
When the front panel INTERFACE switch is set to the I position, a +12-
volt control level applied at PC board pin D turns on Q 14. This action
clamps the junction of R59 and R60 to a zero level. As a result, 0 and
-10 volt inputs at pin K are converted to currents at pin L greater than
23 rna and less than 5 rna, respectively, into 100 ohms. An inductor in
series with the output limits the rise/fall time of the output current.
4.3.5.5 Indicator Lamp Driver. Four indicator lamp drivers, two on
~ach printed circuit board, are included in the data set adapter module.
All four lamp drivers are used in both the voltage and the current inter-
face mode. The driven indicator lamps are designated CS (clear to send),
DSR (data set ready), COO (carrier on-off), and SQ (signal quality).
Since the circuits are functionally identical, only the CS circuit is de-
scribed.
The CS lamp driver circuit consists of transistor stages Q19 and Q20.
Input levels are applied at PC board pin M. Switching of input level
for operation on voltage or current interface mode is not requireq,. since
the circuit will accept either +6/ -6 volt levels or currents less than 5
rna and greater than 23 rna. A +6-vo1t or 23-ma input turns on emitter-
follower Q19. This action forward-biases Q20 causing it to conduct,
thus completing the ground return circuit of the front panel CS lamp,
connected at pin P through the current limiting resistor, R44, causing
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the lamp to light. When 020 is off, R45 provides a 470-ohrn ground
return path across 020, providing idle current for the CS lamp.
4.3.5.6 Request to Send Circuit. See Figure 6-18. The request-to-
send circuit consists of front panel RS switch S2, and associated re-
sistor Rl on printed circuit board N0355. This circuit functions to
supply a signal level to the data set to enable it to transmit data. In
the ON position, the RS switch supplies a request-to- send signal to the
selected data set. The request-to-send signal is a positive voltage for
voltage driven data sets, and a current in excess of 23 rna for current
driven data sets. (The data set acknowledges receipt of the request-to-
send signal by returning a clear-to- send (CS) sign~l to the data set
adapter module.) In the OFF position, the RS switch supplies either a
negative voltage to a voltage driven data set or a current less than 5 rna
to a current driven data set to inhibit transmission of data.
4.3.5.7 BNC Connectors. Five BNC connectors are provided on the
data set adapter front panel. These connectors are wired in parallel
with signal connections on connector J7 at the rear of the chassis and
provide convenient monitoring points for signals going to or corning
from the data set. When the multiple connector (J7) at the rear chassis
is not used, the BNC connectors may be used to interface with the





This section contains information concerning maintenance of the M'odel
600F Data Transmission Test Set, and parts lists for items that may
require replacement due to wear, deterioration, mechanical breakage,
or burnout.
The maintenance information is intended to as sist as signed personnel in
keeping the Model 600F in proper operating condition. Both preventive
maintenance, which includes a schedule of general inspection procedures
and cleaning, and corrective maintenance which includes alignment pro-
cedures and troubleshooting procedures are given. Although some pre-
ventive maintenance will normally be performed by the operator, all
corrective maintenance should be performed by a qualified technician,
who should have a thorough understanding of the Model 600F circuit
theory. I WARNING I
The Model 600F with the Model 1225 Error Counter
Module operates from a 120'-vac power source and
employs other high voltages. These voltages are
always dangerous to life. Use extreme caution when
working on the equipment.
5.2 PREVENTIVE MAINTENANCE
Routine inspection and cleaning as described in the following paragraphs
should be performed on the Model 600F to detect potential malfunctions'
and to prevent failures which will degrade performance of the equipment.
5.2.1 INSPECTION
A general component inspection procedure is shown in Table 5-1.
Regularly scheduled inspections using Table 5-1 will assist personnel
in detecting potential trouble s and correcting them before operational
failures occur. A semi-annual inspection is normally sufficient. More
frequent inspections may be necessary, however, if the equipment is
















































































































































































































































































































































































































































































































































































































































































































The Model600F should be kept dry and free of dirt, grease, and oil.
Any regularly schedul~d cleaning routine should include therenlOval of
du~t froITl both the equipITlent exterior and interior. Avoid using sharp-
edged cleaning tools, which can scratch surfaces and daITlage printed-
circuit boards. Instead, use a soft brush or rag to prevent dirt buiid-
up and possible short circuits. The equipITlent exterior should be
cleaned at least once a ITlonth; the interior ITlay be cleaned on a quarter.-
ly basis, or ITlore frequently, if necessary.
5.3 CORRECTIVE MAINTENANCE
Corrective ITlaintenance procedures generally involve visual observ.a-
tion of operating conditions to localize the cause of ITlalfunction to a
specific area. The following corr~ctive ITlaintenance inforITlation will
provide the service technician with a systeITlatic procedure for locating
and repairing equipITlent troubles. Table 5-2 is a list of the required
test equipITlent. Test equipITlent with equivalent characteristics ITlay
be used in place of recoITlITlended equipITlent.
Table 5-2
REQUIRED TEST EQUIPMENT
Test EquipITlent RecoITlITlended Model Manufacturer
Oscilloscope 535A Tektronix
(Dual Trace)
Frequency 6C46 Atec, Inc.
Counter
MultiITleter 80 Weston
Squarewave Generator 211B Hewlett-
Packard
Table 5- 3 is a troubleshooting chart which will aid the servi~e tetthni-
.. cian in isolating troubles to a specific area. This .table' uS'es the fam.~
iliar II syITlptOITl, probable cause, and reITledy'l ITlethod of approach~ If
spare printed circuit boards are available, troubles can be quickly i 9o:..
lated by substituting boards. The several waveforITl charts found in .
Section 3 will help in locating the defective circuit or cOITlponent. In






































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































The following paragraphs provide instructions for adjusting the Model
600F to optimize equipment performance. Circuits containing adjust-
ments are the VFO, VFO phase-lock, crystal oscillator, error counter
module power supply, and error counter module channel outage and
translator circuits. It is suggested that all alignment be checked on a
semi-annual basis, or whenever repairs are made to the circuits. Test
equipment required for alignment are listed in Table 5-2; the only tool
required is a small screwdriver.
5.4.1 VFO ALIGNMENT
The following alignment procedure should be performed together with
the VFO phase-lock alignment described in the following paragraph in
order to obtain optimum performance from the Model 600F. Perform
the VFO alignment as follows:
a. Remove pattern generator from cabinet and reconnect by
means of extender cable~
b. Set POWER ON switch to ON position.
c. Set TX CLK switch to SCTE position.
d. Set OPR- CAL switch to CAL position. The OPR-CAL
switch, S4, is located on chassis plate of pattern genera-
tor module.
e. Set RANGE MS switch to .1-.01 position and rotate
vernier dial to 10.00.
f.. Adjust frequency potentiometer R20 on pattern generator
PC board N0347 for clock cycle of 100 microseconds as
measured with an oscilloscope at SCTE BNC connector.
g. Rotate vernier dial to 2. 00' and adjust ratio potentiometer
R35 (PC obard N0347) for clock cycle of 20 microseconds.
h. Repeat steps e, f, and g until both vernier dial readings
are correct.
5-10
i. 'Set POWER ON switch to OFF position and OPR-CAL
switch to OPR position. Disconnect extender cable and
return pattern generator m.odule to Model 600F cabinet.
This com.plet~s VFO alignm.ent.
5.4.2 VFO PHASE-LOCK ALIGNMENT
a. Rem.ove receiver m.odule from. cabinet and reconnect by
means of extender cable. Set POWER ON switch to ON
position.
b. Set VFO TIME CONSTANT switch to position 2 ..
c. Set RANGE MS switch to 1.-. 1 position and rotate vernier
dial to 2.00.
d. With no external data or clock input to the receiver, center
VFO ERROR m.eter, MI, indication by adjusting IIm.eter
zero" potentiom.eter R8I on PC board N0350.
e. Set VFO TIME CONSTANT switch to position 4. If VFO
ERROR m.eter drifts frop1 zero, adjust balance potentio-
m.eter R66 on PC board N0350 until there is no drift when
switching from. position 2 to position 4.
f. Set VFO TIME CONSTANT switch to position 2 ..
g. Adjust frequency potentiom.eter R76 on PC board N0350
until signal at SCTE BNC connector on pattern generator
m.odule is exactly 200 m.icroseconds. The SCTE output
cycle of pattern generator should now be exactly the sam.e
for either setting of OPR-CAL switch.
h. Set POWER ON switch.to OFF position; disconnect extender
cable; and return receiver m.odule to Model 600F cabinet.
This com.pletes VFO phase-lock alignm.ent.
5.4.3 CRYSTAL OSCILLATOR ADJUSTMENT
The frequency of quartz crystals YI and Y2 (used in positions CRI and
CR2, respectively on the RANGE MS switch) is calculated by m.ultiply-
ing the required pattern rate within the range of 300 to 7200 bps by a
factor: of 80. The Model 600F as supplied, is norm.ally equipped with
5-11
quartz crystals for pattern rates of 4800 bps in the CR1 position and
7200 bps in the CR2 position of RANGE MS switch. The corresponding
quartz crystal frequency is 384 kHz for 4800 bps (4.8 x 80) and 576 kHz
for 7200 bps (7.2 x 80).
Perform the following steps to adjust the crystal oscillator frequency.
a. Remove pattern generator module from cabinet and re-
connect by means of extender cable. Set POWER ON
switch to ON position.
b. Set RANGE MS switch to CR1 position.
c. Connect electronic frequency counter to collector of
transistor Q5 on PC board N0348 (see Figure 6-20) and
adjust piston trimmer capacitor CV 1 for proper funda-
mental frequency output of quartz crystal Y 1, as dis-
played on frequency counter (Y1 frequency is 384 kHz for
pattern rate of 4800 bps).
d. With frequency counter still connected to Q5 collector,
set RANGE MS switch to CR2 position, and adjust piston
trimmer capacitor CV2 for proper fundamental frequency
output of quartz crystal Y2, as displayed on frequency
counter (Y2 frequency is 576 kHz for pattern rate of
7200 bps).
e. Connect frequency counter to SCTE BNC connector on
pattern generator module. Frequency counter should
display count of 1/80 times Yl fundamental frequency
when RANGE MS switch is in CR1 position, and 1/80
times Y2 fundamental frequency when in CR2 position.
f. Set POWER ON switch to- 0FF position; remove test con-
nections, and return pattern generator module to Model
600F cabinet. This completes crystal oscillator adjust-
ment.
5-12
5.4.4 ERROR COUNTER MODULE POWER SUPPLY
I WARNING I
The error counter :module operates fro:m a 120 vac
power source and e:mploys other high voltages.
These voltages are always dangerous to life. Use
extre:me caution when working on this equip:ment.
Perfor:m adjust:ment of the error counter :module power supply voltages
as follows:
a. Re:move error counter :module fro:m cabinet and reconnect
by:means of extender cable.
b. Set POWER ON switch to ON position.
c. Connect oscilloscope between pin 3 (co:m:mon) and pin 1
(+200 volts) on TB 703 (see Figure 6 - 34).
The high voltage regulator is NOT designed to
sustain a short circuit condition. Inadvertent
grounding of the +200 v supply :may cause da:m-
age to this power supply
d. Adjust potentio:meter R206 on power supply board A8 (see
Figure 6-28) until +200 volts is observed on the oscillo-
scope.
e. Connect oscilloscope between pin 3 (co:m:mbn) and pin 4
(Vee) on TB703 (see Figure 6-34).
f. Adjust potentio:meter R202 on the power supply board A8
(see Figure 6-28) until +5 volts is observed.
g. Set POWER ON switch to OFF position.
5-13
5.4.5 CHANNEL OUTAGE AND TRANSLATOR BOARDS
Perforlll alignlllent of the channel outage and translator boards while
the error counter lllodule is still connected by llleans of extender cable.
Proceed as follows:
5.4. 5. 1 Initial Setup. Perforlll the initial setup as follows:
a. On data set adapter, connect SD BNC to RD BNC and
SCTE BNC to SCR BNC.
b. Set INTERFACE switch to E position and MODE switch
to PR position.
c. Set pattern generator TX CLK switch to SCTE position.
d. Set RANGE MS switch to . 1-.01 position, and rotate
vernier dial to 10.0. This adjust SCTE bit rate to 10
kbs.
e. Set receiver RX TIMING switch to CLOCK position and
AUTO-MAN-RESYNC switch to AUTO position.
f. Set error counter RUN-STOP-RESET switch to RUN
position.
g. Set POWER ON switch to ON position.
5.4.5.2 Alignlllent Procedure. Perforlll alignlllent of channel outage
and translator boards as follows:
a. Set oscilloscope trigger and sweep controls on negative
slope, norlllal trigger, and tillle base of 2 seconds per
graticule division.
b. Attach oscilloscope probe to cathode side of diode CR506
on channel out~ge indicator board (see Figure 6-31), and
adjust potentiollleter R525 on board to approxilllately 3/4
of its travel in the clockwise direction.
c. Observe +5 to negative going pulses on oscilloscope trace,
and adjust potentiollleter R525 until tillle duration between
5-14
pulses is 10 'seconds (5 graticule divisions) ,±,l /2 second.
d. Move oscilloscope probe to bottom of resistor R517
(base of ~ransistorQ502).
e. Rotate potentiometer R440 on translator board (see
Figure 6:..29) to fully clockwise position.
£. Insert 50 percent error rate by setting pattern generator
TX CLK switch to SCT position; observe the integrating
dc level on the oscilloscope trace.
NOTE
The outage alarm circuit disabling level is about 4. 9 vdc.
The outage alarm will be enabled if the integrator voltage
peak does not reach 4. 9 volts before it is reset by the lO-
s econd timer.
g. Adjust potentiometer R440 on translator board until the
peak of integrator waveform reaches 2.8 volts just be-
fore it is reset to zero (see Figure 5-1). This calibrates
integrator so that an error rate greater than approxi-
mately 25 percent causes channel outage alarm to turn
on at end of ten seconds.
h. Set POWER ON switch to OFF position, and return error
counter module to the chassis. This completes align-
ment of the channel outage and translator boards.
ALARM CIRCUIT
DISABLED








Figure 5-1. Waveform at Base of Q502, Outage Indicator Board
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5.4.6 OVERALL PERFORMANCE BENCH TEST
The following test procedures check overall performance of the Model
600F. Proceed as follows:
5.4.6. 1 Initial Setup. To perform the initial setup, procee'd as follows:
a. Using a "T'! connector on SCTE BNC connector, connect
a cable between SCTE BNC connector and SCR BNC con-
nector on data set adapter.
b. Using a I'T" connector on SD BNC connector, connect a
cable between SD BNC connector and RD BNC connector
on data set adapter.
c. Connect cable from SCTE BNC "T" connector to channel
"A" input of dual trace oscilloscope.
d. Connect cable from SD BNC "T" connector to channel "B II
input of oscilloscope.
e. Set pattern generator INSERT ERROR-OFF-SINGLE
switch to OFF position and TX CLK switch to SCTE
position.
f. Set pattern generator RANGE MS switch to . 1-. a1 po sition,
and rotate vernier dial to 1. 00 position. This adjusts
SCTE bit rate to 100 kbs.
g. Set receiver AUTO-MAN-RESYNC switch to AUTO position,
VFO TIME CONSTANT switch to 1 position, and RX
TIMING switch to DATA position.
h. Set error counter RUN-STOP-RESET switch to STOP
position, BLOCK LENGTH thumbwheels to 0001, ERR/
BLOCK thumbwheel to 0, and check that the AUTO-CONT
switch on the counter display control board is set to AUTO
position.
i. Set data set adapter MODE switch to PR position and
INTERFACE switch to E position.
j. Set POWER ON switch to ON position.
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5.4.6.2 Pattern Generator Test Procedure. Perform the following
test to check the operation of the shift register and clock generator in
the pattern generator module.
a. Observe waveforms on dual trace oscilloscope as
follows: channel A-18-volt peak-to-peak squarewave
(SCTE) with cycle period of approximately 0.01 milli-
second, channel. B-18-volt peak-to-peak pseudorandom
pattern (SD) with bit length of approximately 0.01 mil-
lisecond. Note that pseudorandom pattern is in phase
with squarewave.
b. Rotate vernier dial to 10.00 position and observe wave-
forms on dual trace oscilloscope. Channel A should
display l8-volt peak-to-peak squarewave with cycle
period of approximately 0.1 millisecond, and Channel
B an 18-volt pseudorandom pattern with bit length of
approximately 0.1 millisecond.
c. Rotate vernier dial to 1.00 position, and set RANGE
MS switch to 1-. 1 position. Waveforms observed on
oscilloscope should be as in step b.
d. Set RANGE MS switch to 10-1 position. Squarewave and
pseudorandom pattern observed on oscilloscope should
be same as in step b except that both cycle period and
bit length are approximately 1.0 millisecond.
e. Set RANGE MS switch to 100-10 position. Waveforms
observed on oscilloscope should be same as in step b
except that both squarewave cycle period and pattern
bit length are approximately 10 milliseconds.
f. Set RANGE MS switch to CR2 position and then to CRI
position. Waveforms observed on oscilloscope for
either position should be same as in step b except that
both squarewave cycle period and pattern bit length in
milliseconds should be equal to 80 divided by quartz
crystal Y2 frequency in kHz for position CR2 and Yl
frequency in kHz for position CRI.
g. Remove oscilloscope connection from SD and SCTE BNC
"Ttl connectors on data set adapter. This completes test
5-17
of shift register and clock generator in pattern generator
module.
5.4.6.3 VFO Phase-Lock Test Procedure. The VFO phase-lock test
procedure checks operation of the VFO phase-lock circuits in the re-
ceiver module. Proceed as follows:
a. Connect output of squarewave generator to SCT BNC
connector on data set adapter front panel.
b. Set squarewave generator bit rate to 10 bps, and output
level to +6 volts.
c. Connect frequency counter to SCTE BNC connector on
data set adapter.
d. On pattern generator module, set RANGE MS switch to
100-10 position. Make fine adjustment on vernier dial
to obtain reading of 10. 0 Hz on frequency counter.
e. On receiver module, set VFO TIME CONSTANT switch
to position 4 and RX TIMING switch to DATA position.
f. Operate AUTO-MANUAL-RESYNC switch momentarily
to RESYNC and back to AUTO position. Observe that
SYNC ALARM indicator lamp stays lighted.
g. Rock vernier dial on pattern generator very slowly in
both directions until SYNC ALARM lamp is extinguished.
h. Set RUN-STOP-RESET switch on error counter to RUN
position and nC!te that BLOCKS counter is running and
that no bit or block errors are being counted. Also note
slight deflection of VFO ERROR meter from center of
scale, indicating presence of VFO phase-lock voltage.
If bit and block errors are being counted, make fine ad-
justment on vernier dial until error count is stopped.
i. Rotate vernier dial very slowly in the counter- clockwise
direction until BIT ERRORS and BLOCK ERRORS start
counting.
5-18
j. Return vernier dial to its original position and momen-
tarily set AUTO-MANUAL-RESYNC switch to RESYNC
position and then back to AUTO position. SYNC ALARM
indicator should light and,simultaneously, all counters
should stop, indicating that resynchronization is in pro-
gress in receiver module. SYNC ALARM indicator will
extinguish and BLOCKS counter will start counting after
a few seconds.
k. Set squarewave generator output bit rate to 1000 bps.
Note that bit and block errors are being counted.
1. Set RANGE MS switch on pattern generator to 1-. 1 posi-
tion and VFO TIME CONSTANT switch on receiver to
3 position. Errors will continue to be counted for a few
seconds before an automatic resynchronization occurs.
If SYNC ALARM stays lighted and counters are stopped,
make fine adjustment on vernier dial until SYNC ALARM
is extinguished and BLOCKS counter starts counting.
m. Rotate vernier dial slowly in counter-clockwise direc-
tion and observe VFO ERROR meter deflecting to left of
center while no errors are being counted on error counter
module. VFO ERROR meter deflection to left indicates
phase-lock voltage when VFO is on low side of incoming
signal.
n. Rotate vernier dial slowly in clockwise direction and ob-
serve VFO ERROR meter deflecting to right of center
while no errors are being counted on the error counter
module. VFO ERROR meter deflection to right indicates
phase-lock voltage when VFO is on high side of incom-
ing signal.
o. Reset vernier dial to its original position and observe
VFO ERROR meter returning to center of scale.
p. Set POWER ON switch to OFF. This completes check of
VFO phase-lock circuit.
5.4.6.4 Synchronizer and Error Counter Circuits Test Procedure.
The synchronizer and error counter circuit test procedure checks. the
operation of the synchronizer circuits in the receiver module and the
5-19
autoIYlatic resynchronization circuits and counter displays in the error
counter IYlodule. PerforIYl the test as follows:
a. Connect cable froIYl SCTE BNC connector to SCR BNC
connector and from. SD BNC connector to RD BNC con-
nector on data set adapter front panel.
b. Set pattern generator INSERT ERRORS-OFF-SINGLE
switch to OFF position and TX CLK switch to SCTE
position.
c. Set pattern generator RANGE MS switch to 100-10posi-
tion, and rotate vernier dial to 10.00. This adjusts
SCTE bit rate to 10 bps.
d. Set receiver AUTO-MANUAL-RESYNC switch to
MANUAL position and RX TIMING switch to CLOCK
position.
e. Set error counter BLOCK LENGTH thuIYlbwheels to 0001,
ERR. /BLK thuIYlbwheel to 0 and RUN-STOP-RESET switch
to STOP position.
f. Set data set adapter INTERFACE switch to E position and
MODE switch to PR position.
g. Set POWER ON switch to ON position.
h. Set RUN-STOP-RESET switch to RUN position, and note
that only BLOCKS counter on error IYlodule is running.
i. On pattern generator, IYloIYlentarily set TX CLK switch to
SCT and then back to SCTE position. Observe out-of- sync
condition with all counter s on error counter IYlodule running.
j. MOIYlentarily set AUTO-MANUAL-RESYNC switch toRE-
SYNC and then back to MANUAL position. The following
events occur siIYlultaneously: SYNC ALARM indicator
lights IYloIYlentarily to indicate resynchronization is in
progress; count of bit and block errors stops; and RESYNC
indicator lights. This checks operation of synchronizing
circuit in receiver IYlodule.
5-20
k. Turn off RESYNC lam.p by depressing RESET switch on
error counter ITlodule.
1. MOITlentarily set RUN-STOP-RESET switch to RESET
position, and then set to STOP position.
ITl. Set AUTO-MANUAL-RESYNC switch to AUTO position
and RUN-STOP-RESET switch to RUN position.
n. Repeat step i. Note that autoITlatic resynchronization
occurs after 50 (but not ITlore than 100) bit errors are
counted on error counter ITlodule. This checks opera-
tion of autoITlatic resyrichronization circuit in error
counter ITlodule when pattern synchronization is lost.
o. Set data set adapter MODE switch to 0 position and note
that all counters are running and that no resynchroriiza-
tion is being initiated.
p. Set data set adapter MODE switch to 1 position. Results
should be as in step o.
q. Set RUN-STOP-RESET switch to RESET position and
then to STOP position. Depres s RESET switch to ex-
tinguish RESYNC indicator.
r. On data set adapter, disconnect SD BNC connector froITl
RD BNC connector.
s. Set RUN-STOP-RESET switch to RUN; let counter dis-
play run for approxiITlately 5 seconds; and thenretur:n
switch to STOP position.
t. Observe that bit and block errors displayed on error
counter are approxiITlately 50 percent of blocks count.
u. Set POWER ON switch to OFF; reITlove test connections;
and return Model 600F to cabinet rack. This cOITlpletes
checkout of the Model 600F.
5- 21
5.5 PARTS LIST
Parts (except hardware) contained in the Model 600F are listed in
Tables 5_4 through 5_11. Items in each table are listed according to
assembly figure number, part designator, part description, manu-
facturers part number, manufacturer, and quantity. A list of manu-
facturers is provided in Table 5_12.
5-22
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New Bedford, Massachusetts 02741




1201 South 2nd Street
Milwaukee, Wisconsin 53204
The Bunker - Ramo Corporation
Arnpheno1 Connector Division


























Manufacturer IS Addres s
Bussman Manufacturing Division of
McGraw- Edison Company
2536 West University Street
St. Louis, Missouri 63017
Globe Union Incorporated
Centralab Division
P. O. Box 591
Milwaukee, Wisconsin 53201
Cinch Manufacturing Company and
Howard B. Jones Division
1026 South Homan Avenue
Chicago, Illinois 60624
Continental- Wirt Electronics Corporation
26 West Queen Street
Philadelphia, Pennsylvania 19144
Cornell-Dubilier Electronics Division
Federal Pacific Electric Company
50 Paris Street
Newark, New Jersey 07105
CTS Corporation








Brooklyn, New York 11237
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1441 East Chestnut Avenue
Santa Ana, California 92701
The Electro Motive Manufacturing Company
Incorporated
South Park and John Streets
Willimantic, Connecticut 06226
Erie Technological Products Incorporated
































Manufacturer l s Addres s
Heym.an Manufacturing Com.pany
147 North Michigan Avenue
Kenilworth, New Jersey 07033




ITT Cann'on Electric, Incorporated
3208 Hum.bolt Street
Los Angeles, California 90031
JFD Electronics Corporation
15th at 62nd Street
Brooklyn, New York 11219
Lenox Fugle Electronics, Incorporated
100 Sylvania Place
South Plainfield, New Jersey 07080
Littelfuse, Incorporated
800 East Northwest Highway
Des Plaines, Illinois 60016
McCoy Electronics Com.pany
Watts - Chestnut Street





















355 Great Neck Road
Great Neck, New York 11021
OhlTIite Manufacturing COlTIpany
3601 West Howard Street
Skokie, Illinois 60076
Price Electric COlTIpany








RCA Corporation Solid State Division
Route 202
Somerville, New Jersey 08876
Sangamo Electric COlTIpany
South Carolina Division
Pickens, South Carolina 29671
Signetics Corporation
811 East Argues Avenue
Sunnyvale, California 94086
. SlTIith HerlTIan H., Incorporated
812 Snediker Avenue
Brooklyn, New York 11207
Table 5-12













North Adams, Massachusetts 01247






13500 North Central Expres sway
Dallas, Texas 75231
Torotel, Incorporated














Box 986, Silver Spring,. Maryland 20910
5-85
Table 5-12
LIST OF MANUFACTURERS (Cont)
Manufacturer Manufacturer's Address
WRE Western Reserve Electronics, Incorporated
12430 Euclid Avenue
Cleveland, Ohio 44106
Winchester Electronics Winchester Electronics Division
Litton Industries, Incorporated





This section includes all schematic and as sembly diagrams of printed
circuit boards contained in each module of the Model 600F Data Trans-:
mission Test Set, wiring and assembly diagrams of each module, and
a rear panel wiring diagram. In addition, an overall functional block
diagram of the Model 600F, is included to show the relationship of cir-
cuits contained in the modules.
Tables 1 and 2 are lists of schematic, wiring and assembly diagrams
contained in this section. An overall functional block diagram of the
Model 600F is provided in Figure 6-40.
Table 6-1










Crystal Oscillators and Crystal Phase-Lock
Circuits Schematic Diagram
Variable Frequency Oscillator and Decade
Counter No. 1 Schematic Diagram
Divid'er Circuits Schematic Diagram
Pseudorandom-Bit Generator Schematic
Diagram
Pattern Generator Wiring Diagram
Receiver Module










SCHEMATIC AND WIRING DIAGRAMS (Cont)
Figure Title Page
Receiver Module (Cont)
6-7 Synchronizer and Error Detection Circuits 6-17
Schematic Diagram
6-8 Receiver Module Wiring Diagram 6-19
Error Counter Module
6-9 Power Supply Board Schematic Diagram 6-21
6-10 Translator Board Schematic Diagram 6-23
6-11 Recognizer Board Schematic Diagram 6-25
6-12 Outage Indicator Board Schematic Diagram 6-27
6-13 Counter Display Control Board Schematic 6-29
Diagram
6-14 Counter Display Board Schematic Diagram 6- 31
6-15 Error Counter Module Wiring Diagram 6-33
Power Supply Module
6-16 Power Supply Schematic Diagram ~135
Data Set Adapter
6-17 Data Set Adapter Schematic Diagram 6-37
6-18 Data Set Adapter Wiring Diagram 6-39
Model 600F Cabinet





















Crystal Oscillator s and Crystal Phase- Lock
Circuits




































6-34 Error Counter Module 6-71
6-35 Power Supply Module 6-73
Data Set Adapter
6-36 Data Set Adapter Converters 6-75
6-37 Data Set Adapter Module 6-77
Model 600F Cabinet
6-38 Model 600F Data Test Set 6-79
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APPENDIX A
GLOSSARY OF LOGIC TERMS
AND
MODEL 1225 ERROR COUNTER MODULE LOGIC SYMBOLS
A. 1 GLOSSARY OF LOGIC TERMS
The following are definitions of logic terms used in discus sion of oper-
ating principles of the Model 1225 Error Counter Module.
AND Gate. This is a binary circuit having two or more inputs and a
single output. The output is "true" only if all inputs are "true!' and
"false'! if anyone of the inputs is "false. "
AND Logic
Statement:
A' B = Y
AND Logic
Diagram:







Bar X. This is a symbol used to show the inverse or complement of
a function.
BCD. This is an abbreviation for "binary coded decimal. "
Buffer. A non-inverting member of the digital family which may be
used to handle a large fan-out or to convert input and output levels.
This also functions as an isolation stage at the input or output of a digi-
tal circuit.
Carry. This is a signal generated during addition of two binary digits
when their sum exceeds the radix two.
Clear. This is the setting of one or more memory elements to a fixed
state, generally, the "zero" or "false!' state. This term is used inter-
changeably with "reset. "
Clock. This is a continuous series of pulses which vary at a fixed fre-
quency between logical "true" and logical "false." This signal serves
to synchronize the logic system to which it is applied.
A-2 (~)
Exclusive-OR Gate (X-OR Gate). This is a binary circuit having two
or ITlore inputs and a single output. In this circuit, the output is "true"
if anyone of the inputs is "true", and the output is "false" if either the
inputs are all "true" or all "false. "
X-OR Logic X-OR Logic SYITlbol
StateITlent: . A SYITlbol:
Truth Table
AB+ AB = Y B :Yo r A B Y
or A
.F F F
AEf)B = Y B jD F T TT F T
T T F
Figure A-2. X-OR Gate
False. This is defined as logical "0" in Boolean algebra using positive
logic notation.
Fan-In. The total nUITlber of inputs of a particular gate or function.
Fan-Out. This is the total nUITlber of loads which are, or ITlay be,
connected to the output of a particular gate or function.
Flip- Flop. An electronic circuit having two stable states and the
ability to change froITl one state to the other on application of a signal
. in a specified ITlanner.
Flip- Flop, D. D stands for delay. This i~ a binary circuit having two
inputs (D and clock) and two outputs (0 and 0). When an input pulse is















Flip-Flop, J-K. A flip-flop having two inputs designated J and K.
This is a clocked R-S flip-flop which has the added characteristic of
shifting from one output state to the other when it receives a "true" en-
able pulse on each input, or holding its present state when both inputs
are- l'false .• 1
H-....-+Q
* Qn+ lis the output state of the
flip-flop one clock pulse after
the. input: combination appears.
Figure A-4. J-K Flip-Flop
Flip-Flop, R-S. A flip-flop having two inputs designated Rand S.
This is the basic set/reset flip-flop.
A-4
Flip-Flop, R-S, Clocked. This is a R-S flip-flop which is clock- syn-
chronized by the addition of a two input NAND gate to each of the set
and reset inputs. One of the inputs of each NAND gate is tied to a com...,











Figure A-6. Clocked R-S Flip-Flop
Flip- Flop, Toggled. This is a binary_circuit which has two inputs
(T and Clock), and two outputs (Q and Q). When T is "true, " the out-
puts Q and Q will shift to the complement of their previous state at











Figure A- 8. InverterF=A
Figure A- 7. Toggled Flip- Flop
Inverter. This is a binary circuit having a single input and a single
output, in which the output is always the complement of the input.
When the input is "high true, " the output is "low true l ' and vice versa.




Latch. This is usually a feedback loop in a syrrunetrical digital circuit
(such as flip-flop) for retaining a state.
Logic Levels. By convention, logical "I" is represented on a logic
diagram by the most positive voltage level being used. This is positive
logic which is referred to as "high true. "
In certain applications it is necessary to redefine logical 111 11 and logi-
cal 1'0 11 thus making logical "1" a low voltage level (low true), and logi-
cal "0" a high voltage level. When this negative logic appear s on a
logic diagram, its employment is indicated by either a slash mark
through the signal line or the generation of a signal line at a circle (See
Figur e A- 9).
\ D-
Figure A- 9. Negative Logic Symbols
NAND Gate. This is a combination of an inverter and an AND gate.
It is a binary circuit having two or more inputs and a single output.
This output is "low true" only if all inputs are "true" and, conversely,
is "false" if anyone of the inputs is "false. "
NAND Gate
Logic Statement:










Figur e A- 10. NAND Gate
A-6
OR Gate. This is a binary circuit having two or m.ore inputs and a
single output. When the output is "true, I' anyone or all of the inputs













Reset. Thi~ is the change in the outpu!- of a flip-flop from. a "false"
condition of Q, to a "true" condition of Q using positive logic.
Set. This is the change in output of a flip-flop from. a "false" condition
of Q, to a "true'l condition using positive logic.
Ripple Counter. This is an asynchronously controlled counter which
has the clock signal derived from. the output of a previous stage.
IN C
Q r-----.- OU T
Shift.
Figure A-12. Ripple Counter
This is the transfer of data from. one m.em.ory device to another.'
Shift Register. This is a storage device com.posed of n bits, with the
ability to shift its stored data in one or the other direction.
A-7
Synchronous Operation. This is an operation which is controlled by a
clock pulse.
True (T). This is defined as logical 111 I' in Boolean Algebra using
positive logic notation.
Truth Table. This is a tabular list of all possible input logic combina-
tions for a given function, together with the resulting output logic for
all of these combinations.
A. 2 ERROR COUNTER MODULE LOGIC SYMBOLS
Logic function symbols used in schematic diagrams of printed circuit
boards in the Model 1225 Error Counter Module, together with type of
devices employed to achieve given functions, are listed in the following
paragraphs.
A. 2. 1 NAND GATES
















A. 2. 2 INVERTERS
One type of inverter used in the error counter module is the MC840P.
The inverter symbol used on schematic diagrams is shown in Figure
A-13. The letter "X" within the symbol denote s no input diode in the
inverter.
>~----8>~.--~) X = No input diode
Figure A-13. Inverter Symbol
A. 2. 3 EXCLUSIVE-OR GATE
The error counter module uses a type 7486 device to achieve this func-
tion.
A. 2.4 J-K FLIP-FLOP
A type 7473 device is used in the error counter module to achieve this
function. Figure A-14 shows the input and output levels of this device.






K K R QI--~Q
Master Reset >--~
Figure A-14. J -K Flip-Flop Symbol
A. 2. S D FLIP-FLOP
A Type 7474 device is used to achieve this function. Figure A-IS
shows the input and output levels. Both a master set and reset are
A-9






Figure A-15. D Flip-Flop Symbol
A. 2.6 BCD TO DECIMAL DECODER/DRIVER
A type 744lB device is employed for the conversion of a four-line BCD
code to a ten-line decimal code. In this device, buffer/drivers are

















Figure A-l6. BCD to Decimal Decoder /Driver Symbol
A-lO
A. 2. 7 EIGHT BIT SHIFT REGISTER
This device is composed internally of eight R-S flip-flops connected so
that binary data at the input is shifted to the output in eight clock pulses.
A type 749lA device is used to perform this action. (See Figure A-I 7)
~lOCk ---I_~ Q=-QI--~:::
Figure A-I 7. Eight Bit Shift Register Symbol
A. 2. 8 DECADE COUNTER
A type 7490 device is used to perform this function. This device counts
the input pulses and provides a running total from zero to nine in the
binary output. Two master gated resets are provided for resetting the
decade counter to either zero or nine. (See Figure A-18)
BCD
I 2 4 8
Clock >---~:...l
Reset to Reset to
Zero Nine
CA = Clock Input for A
Flip/Flop
C B =" Clock Input for B
Flip/Flop
Figure A-18. Decade Counter Symbol
A-II
A. 2. 9 BINARY COUNTER
A type 7493 device is used to perform this function. This device counts
the input pulses and provides a running total from zero to fifteen in the
form of a binary output. A master gated reset is provided for reset of
the binary counter to zero. (See Figure A-19)
1 2 4 8
Clock>---~u
Re set to Zero
CA = Clock Input for
A Flop
= Clock Input for
B Flop
Figure A- i 9. Binary Counter Symbol
A. 2.10 EDGE CATCHER
An edge catcher is a device for detecting, or "catching" a logic transi-
tion from either the "true" to "false" or the "false ' ! to "true" logic
states. The device used to perform this function is a type 7474 device.







Detects edge and stays set
until master re set is
activated.









This appendix provides information neces sary for the operation and
maintenance of the Model 600 Error Counter Module (ECM) which is
being used in' some Model 600F Data Transmission Test Sets that are not
equipped with Model 1225 ECM. This appendix contains a description of
the equipment physical and functional characteristics; operating instruc-
tions; functional and detailed descriptions of principles of operation;
preventive and corrective maintenance procedures; and block, schematic,
and assembly diagrams.
B 1. 2 GENERAL DESCRIPTION
The Model 600 ECM is designed to store incoming error pulses de-
veloped in the receiver error detection circuit at rates as high as 100
kbs, and to register the total count at a slower rate on the front panel
mechanical totalizer. It is provided with a visual and aural alarm sys-
tem which issues a warning when the error rate exceeds the counter
storage capacity.
Bl. 2. 1 PHYSICAL DESCRIPTION
The Model 600 ECM is a plug-in module 3-3/8 inches wide by 5-1/8
inches high by 15-9/32 inches deep. The module, shown in Figure Bl-l,
is used in chassis position A4 of the Model 600F DTTS.
Electronic circuits are all solid- state, packaged in the form of plug-in
printed circuit boards. Table B 1-1 provides a list of printed circuit
boards.
Bl. 2. 2 FUNCTIONAL DESCRIPTION
Figure B 1-2 i's a simplified block diagram of the Model 600 ECM. In-
coming error pulses developed in the receiver error detection circuit
are applied to the high speed storage section (ring counters) at rates
as high as 100 kbs. Because of mechanical limitation of the readout
device, the readout rate cannot exceed 25 counts-per- second. The
Bl-l
Table B 1-1
MODEL 600 ECM PRINTED CIRCUIT BOARDS
Board
DescriptionReference No.
N0351 4- and 5-Stage Ring Counters
N0352 7 -Stage Ring Counter
N0353 Counter Control





UP LIMIT OVERRUN PULSE TO RECEI
AND GATE RESYNC
CIRCUIT
HIGH-SPEED CLEAR STORAGEJ OVERRUN ALARM
>--- STORAGE I SWITCH




DOWN LIMIT LOW-SPEED COUNTER MECHANICAL
----
AND GATE CLAMP STORAGE DRIVER TOTALIZERSECTION
... T,
Figure Bl-2. Model 600 Error Counter Module
Sinnplilied Block Diagrann
VER
high- speed ring counters accumulate the incoming errors, and the low
speed section then accepts the errors through the down-limit AND gate
and supplies them to the mechanical totalizer at a reduced rate. When-
ever the 1540 bit storage capacity of the high speed storage section is
exceeded, an overrun pulse is developed by the up-limit AND gate.
This pulse is simultaneously applied to the receiver resynchronization
circuit to initiate pattern resynchronization, and to the overrun flip-
flop to turn on the alarm buzzer and indicator lamp. Delayed clock
pulses from the receiver module are applied to the low- speed section
to trigger the 20-millisecond one- shot in the counter control circuit.
A front panel CLEAR STORAGE switch is used to reset the high speed
storage section to the zero, or empty, state.
B 1.:3 EQUIPMENT CHARACTERISTICS






Maximum Error Bur st
Maximum Readout Rate
DC Power Input Voltages
Error Pulse Input Level
Delayed Clock Input Level




20 error s-per- second (average)
,±,12 volts for ring counter s, logic
gates, and flip-flops
+ 15 volts for mechanical totalizer
and ERROR lamp
Negative going, 0 volt to -12 volts
Negative going, 0 volt to -6 volts




The Model 600 Error Counter Module (ECM) is presently employed in
Model 600F Data Transmission Test Sets (DTTS) that are not equipped
with Model 1225 ECM. In DTTS units employing a Model 1225 ECM,




B 3. 1 INTRODUCTION
This section describes front panel operating controls and indicators,
and provides instructions necessary to operate the Model 600 Ert'or
Counter Module (ECM).
B 3. 2 CONTROLS AND INDICATORS
Figure B3-1 and Table B3-1 identify and describe the front panel con- -
troIs and indicators on the Model 600 ECM. Control and indicator
names presented in upper case letters in Table B3-1 are those placarded
on the equipment. The name with initial capital letters has been as-
signed in the absence of a name placarded on the equipment.
B3.3 OPERATING PROCEDURES
The Model 600 ECM receives its dc operating voltages from the DTTS
power supply module, and is ready for operation when the power supply
module primary power switch is turned .on. To operate the ECM, pro-
ceed as follows: .
a. Depress-front panel thumb lever on mechanical
totalizer (Ml) to reset display to zero.
b. Depre s s front panel CLEAR STORAGE pushbutton
switch (S2) to reset high-speed electronic storage




CONTROLS AND INDICATORS (Cont)
(See Figure B3-1)
Index Name Type FunctionNo.
2 ERROR o.r LAMP
(Cont) position
3 Mechanical Error Mechanical Visually displays cu-
Totalizer (MI) count display mulative total of re-
ceived errors. Mech-
anically reset to zero
by depres sing front
panel thumb lever
4 CLEAR STORAGE Momentary Resets high speed elec-
(S2) pushbutton tronic storage to zero
switch as required during set-
up or operational pro-
cedures
5 'COUNT-ERROR- 3-position Controls display of















CONTROLS AND INDICATORS (Cont)
(See Figure B3-1)
Index NaITle Type FunctionNo.
b DISABLE-ALARM- 3-position Controls operation of












and buzzer cir cuits
c. Set front panel COUNT-ERROR-LAMP switch (S3)
to either COUNT position or ERROR position.
Mechanical totalizer should start counting error
pulses developed in receiver error detection circuit.
d. Reset ECM as required during operation by repeating





In this section, operation of the Model 600 Error Counter Module is
described both at a functional level and at a circuit level. The func-
tional description is keyed to the block diagraITl in Figure B6-I. The
detailed circuit level description is keyed to the scheITlatic diagraITls in
Section B6 of this ITlanual.
B4.2 FUNCTIONAL DESCRIPTION
The error counter ITlodule contains a high- speed electronic storage
section, a low- speed error readout section, and an overrun alarITl sec-
tion. The high- speed section consists of ring counters suitably arranged
to store a ITlaxiITluITl count of 1540 error bits; the low- speed error read-
out section accepts the error frOITl the high- speed section and supplies
theITl to a ITlechanical totalizer at a reduced rate; and the overrun alarITl
section activates a visual and aural alarITl when the capacity of the high
speed section is exceeded, and develops a resync pulse which is applied
to the receiver ITlodule.
The error counter counts the nUITlber of error pulses froITl the error
flip-flop in the receiver ITlodule and register s the total count on a front
panel indicator. Although the rate of incoITling error pulses can be as
high as 100 kbs, the readout rate cannot exceed 25 counts-per- second
due to ITlechanical liITlitation of the readout device. This large difference
between input and output rates is buffered by the 1540 count capacity of
the high- speed section.
B4. 2. 1 HIGH-SPEED ELECTRONIC STORAGE SECTION
Separately, the ring counters in the high- speed electronic section con-
sist of 4-, 5-, 7-, and II-'stage counters. Two inputs are supplied to
the counters; one for up-driving the storage section to the ITlaxiITluITl
storage count of 1540 bits, and the other for down-driving it to the
ITliniITluITl or zero count. The up- drive input consists of error pulse s
supplied by the error flip-flop in the receiver ITlodule. The down-drive
input is supplied by a count-down one- shot circuit which, in turn,
activates a '20/80 ITlillisecond read-tiITle one- shot circuit.
B4-1
The upper and lower limits of the high- speed storage section are
sensed in order to control the mechanical totalizer, the resynchronizing
circuit, and the alarm system. An up-limit or overrun pulse is de-
,rived from the last stage of each ring counter. In operation, the ring
counter outputs are connected to a four-input up-limit AND gate. When
the 1540-bit up limit is reached, the AND function is fulfilled, and the
AND gate develops an overrun pulse which sets the data resync flip-flop
in the receiver module, activating the overrun alarm section. This
action initiates pattern resynchronization in the receiver module.
The down-limit signal is derived from the first stage of each ring
counter .. In operation, the ring counter outputs are connected to a four-
input down-limit AND gate. When all counters reach the zero or empty
state, the AND function is fulfilled, and a down-limit clamp is routed
to a count-down control NOR gate in the low- speed error readout sec-
tion. The high- speed counters can be manually reset to zero state by
means of the front panel CLEAR STORAGE switch. Such reset features
may be required during initial setup or during system checkout.
B4. 2. 2 LOW-SPEED ERROR READOUT SECTION
The low- speed error readout section includes a 20-millisecond count-
down one- shot, a 20/80-millisecond read-time one- shot, a four-input
count-down NOR gate, and a mechanical totalizer. Inputs to the NOR
gate consists of delayed clock pulses from the receiver module, down-
limit pulses from the high- speed storage section, count-down pulses
from the 20-millisecond one- shot, and read-time pulses from the 20 /80-
millisecond one- shot. When no error pulses are being received by the
high-speed storage section and the ring counters reach the zero state,
the 20-millisecond count-down one- shot is keyed off by a down-limit
clamp from the counters by way of the control NOR gate. With the
count-down one- shot thus inoperative, no pulses are applied to the read-
time one- shot or to the mechanical totalizer.
Arrival of an error pulse from the receiver module advances the high-
speed ring counter which, in turn, removes the down-limit clamp from
the control NOR gate, thus allowing the next delayed clock pulse to set
the count-down one-shot. Since the error pulse and delayed clock pulse
are time displaced by one half clock cycle period, simultaneous ap-
plication of up and down drive pulses to the high- speed counter is
avoided. After the count-down one- shot returns to its stable state, the
20 /80-millisecond one- shot is keyed on. Output from the count-down
one- shot is routed to driver circuits which supply drive for the me-
B4-2
chanical counter, external printer, and high- speed ring counters. The
read-tiITle one- shot provides sufficient tiITle for the ITlechanical totalizer
to release, or for the external printer to cOITlplete a cycle.
B4. 2. 3 OVERRUN ALARM SECTION
The overrun alarITl section consists of a flip-flop, a driver circuit, a
buzzer andlaITlp circuit, and an associated front panel switch. In op-
eration, the flip-flop is set by an up-liITlit pulse froITl the high- speed
counter. When thus set, the flip-flop turns on the driver stage, there-
by activating both the buz·zer and laITlp alarITl circuit. The alarITl sys-
teITl is reset ITlanually by ITleans of a front panel DISABLE-ALARM-
RESET switch. 1£ use of the alarITl is not required, the DISABLE-
ALARM-RESET switch is set to DISABLE position. This position
claITlps the overrun flip-flop to reset.
B4.3 DETAILED CIRCUIT DESCRIPTION
The error counter ITlodule is divided into these three sections: a high-
speed electronic storage section, a low- speed readout section, and an
overrun alarITl section. A detailed description of each section is pre-
sented in the following paragraphs.
B4. 3. I HIGH-SPEED ELECTRONIC STORAGE SECTION
The high- speed electronic storage section includes four ring counters
which have a collective storage capacity of 1540 bits. Separately, the
counters consist of 4-, 5-, 7-, and II-stage counters as shown in
Figures B6-2 through B6-4. Since the ring counters are identical ex-
cept for the nUITlber of stages, only the 4- stage ring counter is described.
Refer to Figure B6-2. The 4- stage ring counter consists of transistor
circuits Ql2 through Ql9. Each circuit contains a ring counter stage
followed by an eITlitter-follower stage. Two inputs are applied to all
four counter stages by 'way of separate diode gates. One input, called
up-drive, consists of positive going error pulses froITl the receiver
ITlodule. These pulses, applied at pin C, are inverted by up-count
driver Q l, and the inverted output of Q 1 is applied to diodes CRl4
through CRl 7. The other input, called down-drive, is applied at pin
M, 'to diodes CRl9 through CR22. The down-drive input is supplied by
a count-down one- shot circuit located on the counter control board of
the low- speed readout section.
B4-3
When power is initially applied to the Model 600F, all four ring
counters are manually reset to zero by means of the front panel CLEAR
STORAGE switch, 52. In the case of the 4- stage counter, this action
turns off the first stage (012) and turns on the other three stages (014,
016 and 018). The off state of the first counter stage (012, 013)
primes diode gate (CR15, R63, C13) of the second counter stage. When
an up-drive pulse arrives at pin C, the second counter stage is turned
off; all other stages are turned on; and the third stage diode gate (CRI6,
R7l, CI5) is primed. Each succeeding up-drive pulse turns off the
next counter stage and, in this manner, the counter is advanced.
After all four ring counters have reached the l540-bit capacity, the
last stage of each will be off, and an associated diode will be rever se-
biased. This diode is CRI8 in the 4- stage counter, CR8 in the 5- stage
counter, CR9 in the 7- stage counter, and CRI3 in the 11- stage counter.
Together, the four diodes form the up-limit AND gate which develops a
positive-going overrun pulse at pin J of Figure B6-2. This overrun
pulse simultaneously sets the overrun flip-flop on the counter control
board (Figure B6-5) and the resync flip-flop in the receiver module.
Down-drive operation is des cribed by as suming that the second counter
stage (014) is off and all other counter stages are on. This condition
primes the diode gate (CR19, R59, C12) of the first stage (012). When
a negative-going down-drive pulse appears at pin M, 012 is turned off
and 014 is turned on. As a result, the count stored in the ring counters
has been reduced by one. If the foregoing assumption is made for any
other two counters stages, the effect will be the same. The succeeding
stage prepares the preceeding stage to accept its count, and the down
drive pulse completes the action.
After all four ring counters have reached the zero count condition, the
first stage of each will be offr and an associated diode will be reverse-
biased. This is diode CR2 in the 4- stage counter, CRI in the 5- stage
counter, CR2 in the 7-stage counter, and in the II-stage counter. To-
gether, the four diodes form the down-limit AND gate which develops
a positive going pulse at pin F of Figure B6 - 2. This pulse is routed to
the count-down control NOR gate located on the counter control board
of the low- speed readout section.
B4. 3. 2 LOW -SPEED ERROR READOUT SECTION
Refer to Figure B6-5. The low-speed readout section includes a 20-
millisecond count-down one-shot circuit (03-04), a 20/80-millisecond
read-time one-shot circuit (07 -08), a count-down control NOR gate (02),
B4-4
and a front panel mechanical totalizer (M1). The three major functions
performed by the low- speed error readout section are as follows: it
provides a 20-millisecond drive pulse through a power amplifier to the
mechanicai totalizer; it provides the proper internal timing between
drive pulses;an:d it generates a short trigger pulse for driving the
count down line of the high- speed buffer storage section.
Count-down NOR gate Q2 is controlled by four inputs as follows: de-
layed clock pulses at pin L from the receiver module during permis-
sible count-down times, down-limit pulses at pin M from the high-speed
buffer storage section, count-down pulses from Q3 of the count-'down
one-shot circuit, and read-time pulses from Q7 of the read-time one-
shot circuit. A fifth control input at pin N, providing for an external
printer inhibit input, is not used in the ,Model 600F.
When the ring counter s in the high- speed buffer storage section are in
the reset state, the down-limit gate input at pin M is positive, and Q2
is held on. If, however, errors have been accumulating in the buffer
storage section, the down-limit gate input is zero, and negative-going
delayed clock pulses at pin L momentarily turn off Q2. The resultant
positive going output from Q2 collector turns on Q4, thereby causing
C2 to discharge through R1l, turning off Q 3 in a standard one- shot
fashion. The pulse duration of Q3-Q4 is a nominal 20 milliseconds.
As Q3 turns off, its positive-going collector signal causes Q2 to turn
on, holding the gate closed.
As Q4 is triggered on, its 'collector goes from a positive potential to
ground. This action discharges C1 through R15, causing count-down
inverter Q5 to turn off and count-down driver Q6 to turn on. The re-
sultant collector output of Q6 is routed through pin J to the count-down
line of the high- speed buffer storage section.
At the end of the 20-millisecond timing interval, the count- down 'one-
shot circuit returns to its normal state. Simultaneously, the collector
of Q3 goes to zero and triggers read-time one- shot Q7 -Q8. The posi-
tive-going output at Q7 then assumes control of Q2 by holding the gate
closed. Q7 -Q8 has two pos sible cycle times as determined by rear
panel connections through pin K. Pin K is wired to the RATE terminal,
1, on the rear panel terminal board, TB1, of the Model600F. When
pin K is grounded, the cycle time is a nominal 20 milliseconds. The
summation of the two one- shot time s is approximately 40 milliseconds,
about 25 pulses-per- second for the mechanical totalizer.
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When the Model 600F is used with an external printer, the RATE ter-
minal is ungrounded. This action allows C4 to charge to a high poten-
tial, thus lengthening the time of the read-time one- shot to approxi-
mately 80 milliseconds. The summation of the two one- shot times is
then approximately 100 milliseconds, which is about 10 pulses-per-
second for the external printer counter.
The charges on one- shot timing capacitors C2 and C4 are limited by
voltage dividers R19-R20, and R26-R27 respectively. This feature
prevents fluctuations on the +12 volt power supply line from falsely
triggering the one- shots. Diodes CR2 and CR4, which permit charging
of the timing capacitors, decouple the capacitors whenever the +12 volt
line drops below a certain level.
Counter driver stage Q14 is a power transistor which provides current
switching for the front panel mechanical totalizer. Drive current for
the totalizer is obtained from the +15 volt section of the power supply
module. In operation, a 20-millisecond pulse from the count-down one-
shot is coupled through the emitter-follower, Q 13, to the base of Q 14.
When Q 13 is turned on, it saturates and permits base drive current for
Q14 to be developed through R33. The collector saturation voltage of
013 is the sum of the base-emitter drop of Q 14 and the collector- emit-
ter drop ofQ13, about 0.8 volt.
Transistor stage Q9 is an auxiliary driver which provides a count out-
put for the external printer. Q9 is normally off because Q13 is normally
off. As a result, the collector of Q13 is at +15 volts, and the ratio of
R32 to R34 maintain's the base of Q9 at a slightly positive potential with
respect to its emitter. When Q 13 is turned on, its collector voltage
falls to approximately 1 volt. Turn- on drive current for Q9 is then
supplied through R34, since the hold-off current through R32 has now
disappeared.
B4. 3. 3 OVERRUN ALARM SECTION
Refer to Figure B6-5. The overrun alarm section includes a flip-flop,
QI0-011, and an alarm driver, 012. The flip-flop is triggered by an
overrun pulse from the high- speed buffer storage section when its ca-
pacity is exceeded: at that time the flip-flop activates the alarm driver
which co,ntrols the buzzer, DSl, and front panel ALARM lamp, DS2.
Prior to arrival of an overrun pulse, the flip-flop Q 1O-Q 11 is in the re-
set state, with Q lOon and 011 off. Under this condition, current flows
through QI0 and diode CR7. to hold 012 off. When an overrun pulse
B4-6
arrives at pin F from the up-limit gate, the flip-flop is set, and ~ 12
is turned on. This action connects ALARM lamp DS2 and buzzer DSI
acros s the power supply. DS2 is connected directly to the negative
rectifiers in the power supply module (see Figure 6-16) and receives
unfiltered current. DSI is connected through a diode and resistor to
one side of the power transformer secondary in the power supply module.
This latter connection provides a 60-hertz pulsating direct current to
DSl.
The overrun alarm flip-flop is manually reset by means of the front
panel ALARM-DISABLE-RESET switch, Sl (see Figure B6-6). The
RESET position of Sl momentarily grounds the collector of 010, there-
by restoring the flip-flop to the off, or reset, state. The DISABLE
position permits the ALARM lamp and buzzer circuit to be permanently
disconnected. The DISABLE position connects a ground to the 010 col-




B 5. 1 GENERAL
This section contains inforITIation concerning ITIaintenance of the Model
600 Error Counter Module, and parts lists for iteITIs that ITIay require
replaceITIent due to' wear , deterioration, ITIechanical breakage or burn-
out. B'oth preventive ITIaintenance, which includes a schedule of general
inspection procedures and cleaning, and corrective ITIaintenance, which
includes a table of troubleshooting procedures, are presented. Although
SOITIe preventive ITIaintenance will norITIally be perforITIed by the opera-
tor, all corrective ITIaintenance should be perforITIed by a qualified
technician who should have a thorough understanding of the Model 600
Error Counter Module circuitry.
B5.2 PREVENTIVE MAINTENANCE
B5. 2.1 INSPECTION
A general cOITIponent inspection procedure is shown in Table B5-1.
Regularly sched"led inspection of the equipITIent will assist the operat-
ing personnel in detecting potential troubles and correcting theITI before
failures occur. A seITIi-annual inspection is sufficient. More frequent
inspection ITIay be neces sary, however, if the equipITIent is operated in
a poor environITIent or is otherwise har shly treated.
B5. 2. 2 CLEANING
The equipITIent should be' kept dry and free froITI dirt, grease, and oil.
Any regularly scheduled cleaning routine should include reITIoval of dust
froITI the equipITIent interior and exterior. Avoid using sharp cleaning
tools which can scratch surfaces or daITIage printed circuit boards. In-
stead, use a soft brush or rag to prevent dirt build-up and possible short
circuits.
B5.3 CORRECTIVE MAINTENANCE
Corrective ITIaintenance procedures generally involve visual observa-
tion of operating conditions to localize the cause of ITIalfunction to a
specific area. The troubleshooting chart contained in Table B5-2 will
B5-1











































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































provide the service technician with a systematic procedure for locating
and repairing equipment troubles. The only test equipment required is
an electronic frequency counter (ATEC 6C46 or equivalent).
Table B5- 2 uses the familiar 11 symptom, probable cuase, and remedy!1
approach. If spare printed circuit boards are available, troubles can be
quickly isolated by substituting boards. Schematic diagrams contained
in Section B6 should be used during troubleshooting operations.
B 5. 4 PERFORMANCE TEST
To test the performance of the Model 600 Error Counter Module in
module position A4 of Model 600F Data Transmission Test Set, proceed
as follows:
a. Perform initial setup of Model 600F as given in steps
a through e, paragraph 5.4.5. 1 of instruction manual
for Model 600F.
b. Set POWER ON switch to ON position.
c. On error counter module depress reset lever on mechan-
ical totalizer; depress CLEAR STORAGE pushbutton
switch; set COUNT-ERROR-LAMP switch to COUNT
position; and set DISABLE-ALARM-RESET switch to
ALARM position.
d. Set pattern generator TX CLK switch to SCT position
and observe that error counter counts or indicates
errors and that an overrun of error storage occurs as
indicated by visual and audible alarms. The SYNC
ALARM lamp on the receiver module should light when
over run condition 0 c cur s.
e. Set pattern generator TX CLK switch to SCTE position.
f. On error counter module reset mechanical totalizer;
depress CLEAR STORAGE pushbutton switch; and op-
erate DISABLE-ALARM-RESET switch momentarily to
RESET position.
g. Connect electronic frequency counter to the ERROR
PULSE BNC connector on the receiver module; and set
B5-4
control on frequency counter to MANUAL :mode.
h. Set pattern generator TX CLK switch to .SCT position,
and observe that when error counter overrun occurs,
frequency counter reading is approxi:mately equal to
su:m of :mechanical totalizer reading and 1540 bit storage
capacity of ring counters.
B5.5 PARTS LISTS
Parts (except hardware) contained in the Model 600 Error Counter
Module are listed in Tables B 5- 3 through B5- 7. Ite:ms in each table
are listed according to asse:mbly figure nu:mber, part designator, part
description, :manufacturer I s part nu:mber, :manufacturer, and quantity.
A list of :manufacturers is provided in Table B5-8.
















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































2801 South 25th Avenue
Broadview, Illinois 60153
Cinch Manufacturing Company and
Howard B. Jones Division




Brooklyn, New York 11237
Erie Technological Products Incorporated
644 West 12th Street
Erie, Pennsylvania 16512
Frederick Electric Corporation





Syracuse, New York 13201
Landis and Gyr Incorporated
45 West 45th Street
New York, New York 10036
B5-35
Table B5-8



















SOInerville, New Jersey 08876
Sprague Electric Company
North Adams, Massachusetts 01247
Switchcraft Incorporated








This section includes schematic and assembly diagrams of printed cir-
cuit boards contained in the Model 600 Error Counter Module, wiring
and as sembly diagrams of the module, and a functional block diagram
to show the relationship of circuits in the module.
The functional block diagram is shown in Figure B6-l. Lists of sche-
matic, wiring, and assembly diagrams are provided in Tables B6-l
and ·B6-Z.
Table B6-l








4- and 5-Stage Ring Counters Schematic
Diagram
7 -Stage Ring Counter Schematic Diagram
II-Stage Ring Counter Schematic Diagram
Counter Control Schematic Diagram









B6-7 4- and 5-Stage Ring Counters B6-15
B6-8 7 - Stage Ring Counter B6-17
B6-9 II-Stage Ring Counter B6-19
B6-10 Counter Control B6_21




























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































channel' outage and translator boards
crystal oscillator. . .

















Model 600F data transmission test
Model 600 error counter module
CHECKOUT . . . . . . . v: . .
data set adapter lamp drivers
overall performance bench test








Model 600F data transmission test set






data set adapter 4.3.5 4-43
BNG connectors 4.3.5.7 4-46
indicator lamp driver 4.3.5.5 4-45.
receive level converter - current
interface . 4.3.5.2 4-44
receive level converter - voltage
interface 4.3.5.1 4-43
request to send cir cuit 4.3.5.6 4-46
send level converter - current
interface 4.3.5.4 4-45
send level converter - voltage
interface 4.3.5.3 4-44
error counter module, Model 1225 4.3.3 4-36
channel outage indicator board 4.3.3.3 4-38








B4. 3. 2 B4-3


















DETAILED CIRCUIT DESCRIPTION (Cont)
error counter ITlodule, Model 1225 (Cont)




error counter ITlodule, Model 600
high- speed electronic storage
section .




crystal oscillator s. .
crystal oscillator phase-lock circuit





power supply ITlodule. . .
receiver ....
AFC phase-lock circuit





voltage regulator circuit . . .
DIAGRAMS, ASSEMBLY
counter control board, Model 600 ECM
counter display board, Model 1225 ECM
counter display' control board, Model 1225 ECM
crystal oscillator and crystal phase-lock circuits
data set adapter converters
data set adapter ITlodule
divider circuits . .
error counter ITlodule, Model 1225















Model 600F data test set
outage indicator board, Model 1225 ECM
pattern generator module ....
power supply board, Model 1225 ECM
power supply module
pseudorandom bit pattern generator
receiver module
reco'gnizer board, Model 1225 ECM
synchronizer and error detection cir cuits
translator board ....
variable frequency oscillator and decade counter No.1.
VFO phase-lock circuit ....
4- and 5- stage ring counter s, Model 600 ECM
7 - stage ring counter, Model 600 ECM .
11- stage ring counter, Model 600 ECM
DIAGRAMS, BLOCK
Model 600F data transmission test set, simplified
Model 600F data transmission test set, functional
Model 600 error counter module, simplified
Model 600 error counter module, functional
Model 1225 error counter module, functional
DIAGRAMS, SCHEMATIC
counter control board, Model 6,00 ECM
counter display board, Model 1225 ECM
counter display control board, Model 1225 ECM
crystal oscillator and crystal phase-lock circuits
data set adapter.
divider circuits .
outage indicator board, Model 1225 ECM
power supply board, Model 1225 ECM
power supply module ....
pseudorandom bit generator
recognizer board, Model 1225 ECM
synchronizer and error detection cir cuits
translator board, Model 1225 ECM
variable frequency oscillator and decade counter No.1.
VFO phase-lock circuit . . . .








































7 - stage ring counter
11- stage ring counter
DIAGRAMS, TIMING
AFC phase-lock sequence . . . . . . .
crystal oscillator phase-lock . . . . .
synchronizer and error detection circuits
DIAGRAM, WAVEFORM
base of Q502, outage indicator board
DIAGRAMS, WIRING
data set adapter module . . . . .
error counter module, Model 600
error counter module, Model 1225
Model 600F rear panel
pattern generator module































data set adapter . . . . . .
error counter module, Model 600
high- speed electronic storage
section . . . . . . . . . .
low- speed error readout section
overrun alarm section
error counter module, Model 1225
counter display boards
counter display control board
outage indicator board
power supply. .































pattern generator ITlodule (Cont)
crystal oscillator and phase-lock
circuit . . . . . .
error test generator. . . .












Model 600F data transITlission test set
Moqel 600 error counter ITlodule
GLOSSARY OF LOGIC-TERMS
INSTALLATION
planning . . . .
procedures . . .
inter conne ctions
ITlounting . . . .
power requireITlents
unpacking
LOGIC SYMBOLS, Model 1225 ECM











































































Model 600 error counter m.odule
corrective m.aintenance
preventive m.aintenance ..
























Model 600 error counter m.odule
Model 600F data test set
asynchronous data sets
externally tim.ed synchronous data
sets. . . . . . . . . . . . ..
internally tim.ed synchronous data











Model 600 error counter m.odule
Model 600F data test set
PERFORMANCE TEST
Model 600 error counter m.odule
Model 600F data test set
PHYSICAL DESCRIPTION
Model 600 error counter m.odule








B 1. 2. 1
1. 2.1
1.1
1. 5. 2
B5-5
5-22
B5-5
5-16
Bl-l
1-2
1-1
1-5
. ~ .
